## ANALOG-TO-DIGITAL SYSTEM

Ъy

Roger S. Walker W. Ronald Hudson

Research Report Number 73-4

Development of a System for High-Speed Measurement of Pavement Roughness

Research Project 3-8-63-73

conducted for

The Texas Highway Department

in cooperation with the U. S. Department of Transportation Federal Highway Administration Bureau of Public Roads

by the

CENTER FOR HIGHWAY RESEARCH THE UNIVERSITY OF TEXAS AT AUSTIN

April 1970

The opinions, findings, and conclusions expressed in this publication are those of the authors and not necessarily those of the Bureau of Public Roads.

### PREFACE

This is the fourth in a series of reports presenting results from Research Project No. 3-8-63-73, "Development of a System for High-Speed Measurement of Pavement Roughness." The project was initiated in 1963 for the purpose of evaluating the existing roughness measuring devices and providing to the sponsors a recommendation as to the best existing system for accurate measurement of road profiles. In the first report, 73-1, "High-Speed Road Profile Equipment Evaluation," the General Motors Road Profilometer was recommended and after authorization from the Bureau of Public Roads a contract was initiated with the company licensed to manufacture it.

The profilometer, called the Surface Dynamics (SD) Profilometer, was manufactured by K. J. Law Engineers, Inc., and was delivered to the Texas Highway Department on February 6, 1967. This report describes the analog-todigital process used in the measuring system.

This project is sponsored by the Texas Highway Department and the U.S. Department of Transportation Bureau of Public Roads. The special assistance of Texas Highway Department Representative Kenneth Hankins is appreciated, as is the help of Messrs. Larry G. Walker, Wilbert Hall, Bob Choate, and Tom Hill of the Texas Highway Department Division of Automation.

> Roger S. Walker W. Ronald Hudson

April 1970

iii

This page replaces an intentionally blank page in the original. -- CTR Library Digitization Team

### LIST OF REPORTS

Report No. 73-1, "High-Speed Road Profile Equipment Evaluation," by W. Ronald Hudson, presents a review of existing roughness measuring equipment and recommends the GM Profilometer as the most promising of all available equipment for high-speed profile measurements.

Report No. 73-2, "A Profile Measuring, Recording, and Processing System," by Roger S. Walker, Freddy L. Roberts, and W. Ronald Hudson, presents a description of the Surface Dynamics Profilometer profile measuring system, an operating procedure for use with the equipment, and a system analysis procedure for validation of the profile data.

Report No. 73-3, "Pavement Serviceability Equations Using the Surface Dynamics Profilometer," by Freddy L. Roberts and W. Ronald Hudson, presents a brief description of the measuring system, a complete description and analysis of three rating sessions, and the development of equations relating the mean panel rating to various summary statistics. Equations for predicting PSI for both flexible and rigid pavements are presented.

Report No. 73-4, "Analog-to-Digital System," by Roger S. Walker, and W. Ronald Hudson, describes the Hewlett-Packard 2115 computer analog-to-digital computing facility.

This page replaces an intentionally blank page in the original. -- CTR Library Digitization Team

### ABSTRACT

The Hewlett-Packard 2115 analog-to-digital (A-D) facility purchased for data processing in conjunction with the SD Profilometer is described in this report. Included is a general discussion of the A-D problem and the various subsystems in the A-D system. A detailed description is provided for: (1) an interface and patch logic module which was built by project personnel to interface external signs with this facility; (2) the A-D and Tape Write programs necessary for system operations; and (3) the operating and data validation procedures required to use the equipment. All additional interface cabling and hardware diagrams and computer program listings that are necessary for complete documentation of the A-D system are also included.

KEY WORDS: SD Profilometer, HP 2115 computer, analog-to-digital converter (multiverter), pulse generator, interface and patch logic module, Honeywell FM analog recorder.

This page replaces an intentionally blank page in the original. -- CTR Library Digitization Team

## SUMMARY

The system described in this report provides the Texas Highway Department with an extremely powerful high-speed Analog-to-Digital facility for use with Project 73 as well as other highway research department projects.

Earlier research in this project had used rented equipment for A-D operation (Ref 2), but because of difficulties in using the system and the need for permanent operations it was decided to purchase a stand-alone system.

Upon considering the rather general A-D requirements for Project 73, it was decided to also include the additions necessary for providing a general purpose capability in the A-D system to be purchased as it was found that such capability could be obtained at very little additional cost. A Hewlett Packard 2115 computer system was purchased for providing this capability and is described in this report.

The A-D system was also designed to maintain complete compatability with the SDS 930 system. That is, a digital tape containing digitized profile data obtained from the SDS 930 system is in the same format as one run on the HP system and current analysis programs that run on either the CDC 6600 or IBM 360/50 systems can use these data without program changes.

ix

This page replaces an intentionally blank page in the original. -- CTR Library Digitization Team

## IMPLEMENTATION STATEMENT

The A-D system described in this report was developed primarily for its use in digitizing road profile data obtained from the SD Profilometer. Because of the need for an analog-to-digital facility for other research projects at the Texas Highway Department, a general-purpose A-D capability was incorporated in the systems design. This general-purpose capability can be noted by its use in Project 3-8-67-108 on weighing in motion. The modular systems design characteristic of the IPLM and system programs permits flexibility in adding any additional requirements which might be needed by these or other research projects.

In summary, the system described herein provides the Texas Highway Department with an extremely powerful high-speed general-purpose A-D facility.

xi

This page replaces an intentionally blank page in the original. -- CTR Library Digitization Team

## TABLE OF CONTENTS

PREFA	ACE	L
LIST	OF REPORTS	7
ABSTR	ACT	Ĺ
SUMMA	ARY	ζ
IMPLE	EMENTATION STATEMENT	Ĺ
NOMEN	NCLATURE	7
CHAPI	TER 1. INTRODUCTION	
	Background	L
CHAPI	CER 2. SYSTEM DESCRIPTION	
	Analog-to-Digital Process3Analog Recorder9Interface and Patch Logic Module (IPLM)12HP 8003 Pulse Generator and Raytheon Multiverter15IPLM Interface, Positive Logic Duplex Register17System Capabilities17	9257
CHA PI	CER 3. HARDWARE - IPLM	L
	Circuit Description	9
СНА РТ	TER 4. SOFTWARE	
	Data Conversion Program33Tape Write Program3939	

# CHAPTER 5. OPERATING PROCEDURES

System Setup Procedures		•	•	•	•	•		•	•	•		•	•				•			45
General Operating Procedures			•					•	•	•		•			•	•	•		•	48
System Check-Out Procedures .	•	•	•	•			•	•	•	•	•	•	•	•	•	•	•	•	•	50

## CHAPTER 6. SYSTEM CHECK-OUT PROCEDURES

Conversion Speed	and Accuracy			•••	•						•	51
Further Tests on	System Resolution	•	•		•			•	•	•	•	51
Test for Loss of	Data		•		•	 •			•	•	•	54

## APPENDICES

	Appendix Appendix Appendix	: 2	•	Ι	)at	а	Co	nve	er	sic	'n	Pr	og	ran	n L	is	ti	ng,	S	AM	Р	•	•	•	•	•	•		•	73
THE	AUTHORS			•	•		•						•			•	•			•	•		•	•	•	•	•	•	•	103

## NOMENCLATURE

va	=	volt-amps
hz	=	Hertz
vac	=	volts alternating current
vdc	=	volts direct current
Khz	=	kilohertz
db	H	decibels
FM		frequency modulation
bpi	=	bits per inch
ma	=	milliamperes
µ sec	=	microseconds
η sec	=	nanoseconds
LSB	=	least significant bit

### CHAPTER 1. INTRODUCTION

This report supplements Research Report No. 73-2, entitled "A Profile Measuring, Recording, and Processing System," by providing a description of Hewlett-Packard 2115 analog-to-digital (A-D) computing system. Research Report No. 73-2 describes the SDS 930 system which was rented for use during the earlier part of Project 3-8-63-73 for A-D operations. However, because of difficulties in using this system and the need for permanent operations it was decided to purchase a stand-alone system for this and other research projects at the Texas Highway Department (THD). The Hewlett-Packard system described herein was selected for this stand-alone facility.

## Background

Interest in purchasing a high-speed A-D facility for Project 73 existed at the beginning of the project, and considerable time was spent by project personnel in investigations of existing and available equipment. It was decided, however, to wait until project requirements were better defined before purchasing such a system. The University soon installed an SDS 930 computer system which had an A-D peripheral unit, and this system was integrated into Project 73 to provide the necessary A-D requirements. It is discussed in Research Report No. 73-2. During the fall of 1967, difficulties in using this system once again prompted interest in purchasing a stand-alone system. After discussions with the THD, project personnel again began reviewing existing systems. During the spring of 1968, a request for proposals which specified the A-D requirements was prepared and provided to the THD by project personnel. After all bids were reviewed, a Hewlett-Packard 2115 computer system was selected. The system was delivered in February 1969.

## Use by Other Projects

Because of the rather general A-D requirements for Project 73, it was

decided to include the additions necessary for providing a general-purpose facility in the A-D system to be purchased. It was found that such capability could be obtained at very little additional cost. Thus, the HP system purchased and described in this report includes this additional capability.

The A-D system was also designed to maintain complete compatability with the SDS 930 system. That is, a digital tape containing digitized profile data obtained from the SDS 930 system is in the same format as one run on the HP system and current analysis programs that run on either the CDC 6600 or IBM 360/50 systems can use these data without program changes.

#### CHAPTER 2. SYSTEM DESCRIPTION

The analog-to-digital system is used to convert analog signals (such as the analog profile signals obtained by the profilometer) into discrete or digital values for digital computer analysis. This chapter describes the Hewlett-Packard (HP) 2115 A-D system and provides a description of the functions and interface requirements of each major subsystem. Subsequent chapters provide the hardware and software details on the individual units.

The HP 2115 A-D system purchased from the Hewlett-Packard Company is illustrated in Fig 2.1. Figure 2.2 expresses symbolically the HP system. As noted in Fig 2.2, the system consists of a 2115A Central Processing Unit, 8,192 words of core memory, two direct memory access channels, a Raytheon Multiverter, a high-speed tape reader, an ASR 35 teletypewriter, a positive logic duplex register for special purpose interface, and two tape units (a nine-track high-speed unit and a seven-track low-speed unit).

For A-D operations, an interface unit was required (see IPLM description below) to interface the external begin conversion commands necessary for the A-D operation requirements. This unit is connected to the positive duplex register.

### Analog-to-Digital Process

Basically, all current research projects requiring A-D operations involve (1) recording the analog data at the test site; (2) bringing these data back to the laboratory for examination and validation; (3) if acceptable, digitizing the analog data; and (4) running the digital analysis programs on these data at the central computing facility (CDC 6600 or IBM 360/50). Figure 2.3 illustrates this general data collection procedure. As described in Research Report No. 73-2, this is the procedure used for obtaining road profile data.

The A-D system is expressed symbolically in Fig 2.4. As indicated in this figure, the system receives inputs from the analog data channels and A-D command information. Two A-D programs are used by the system for first




Fig 2.1. Hewlett-Packard 2115 analog-to-digital system.




Fig 2.2. HP A-D computing facility.






Fig 2.3. A-D data collection.





digitizing the data and writing it on the nine-track tape, and then transferring the data to a seven-track tape in a format compatible with the SDS system. The system provides, as an output, the digitized data tape which may then be used by data analysis programs on either the CDC 6600 or IBM 360/50 systems.

Of the eleven input signals depicted in Fig 2.4, eight of them provide the system with the analog data to be digitized. The remaining three command signals provide the external sampling signal, the begin/end convert signal, and the begin convert synchronizing (sync) signal\*. The begin/end convert signal comes up first, initializing the system. The program then waits until the begin convert sync signal comes up, which indicates the beginning of the digitization process. For profile data (see Research Report 73-2), the begin convert sync signal input is driven by the photocell signal, and when sensed by the computer, indicates the beginning of the section to be measured and hence the beginning of the conversion process. Once the conversion process has begun, it continues in accordance with the sampling signal (distance pulses from the profilometer) until the begin/end convert signal drops. This indicates the end of the conversion process and thus the end of the digitized data file. The begin/end convert signal is initiated and terminated manually. For the profilometer data, this signal is controlled by the operator from commands given by the profilometer operator via the Honeywell recorder voice channel. A switch on the IPLM (see IPLM description, Chapter 3) overrides the begin convert sync signal so that the process can be completely controlled by the manual begin/end convert signal. The IPLM and A-D program may be modified so that the conversion process can be controlled entirely by a synchronized convert signal or any other desired external signal combinations.

Once the conversion process begins, the analog data are digitized and stored into 1500-word blocks and then written on a nine-track digital magnetic tape at 800 bpi. Two memory buffers are used by the computer, one for inputting the digitized values, and the other for outputting the data on the digital tape. Upon receipt of the end of convert signal, a five-word

<sup>\*</sup> The begin convert sync signal can easily be modified (see interface and patch logic module description, Chapter 3) to provide both a begin/end or end only synchronized signal.

identification record followed by an end of file is written, signifying the end of the conversion process and the data file.

After the data have been digitized and written on the nine-track highspeed tape unit, a second program is then used for transferring these data to the seven-track unit in a form compatible with the SDS 930 system (see Research Report No. 73-2).

Figure 2.5 illustrates the A-D system interface configuration. Six subsystems are depicted in this figure: (1) the Honeywell 8100 recorder, (2) the interface and patch logic module (IPLM), (3) the HP pulse generator, (4) the Raytheon A/D multiverter, and (5) the HP 2115 computer system. In this figure, data and command information are transferred from the Honeywell 8100 analog recorder to the IPLM. The IPLM is used to patch the proper data and command signals for the digitization process. It also contains the necessary signals for interfacing these data and command information to the 2115 computer and Raytheon multiverter. Command information is sent to the positive logic duplex register which interfaces these data with the 2115 data channel as depicted. The external sampling signal for synchronized sampling control is transferred to the HP pulse generator where it is shaped and gated (by program control) into the Raytheon unit.

## Analog Recorder

Data are recorded at the test site on a Honeywell eight-channel (plus one voice channel) recorder. After validation of these data it is played back into the IPLM by the same or a similar recorder at the A-D computer facility. The calibrated output range of the recorder is  $\pm 2$  volts peak-topeak. Since the Raytheon multiverter input range is  $\pm 5$  volts peak-to-peak, for a 2-volt recorder signal, resolution is reduced to two-fifths of its full-scale value. Thus a digital value of 820 would represent a positive 2-volt tape recorder signal as opposed to 2,048 for a 5-volt full-scale value. An edge-track voice channel is also included along with the eight analog data channels and can be used for recording voice or other low-fidelity A.C. signals. Table 2.1 provides the Honeywell 8100 FM tape recorder specifications.




Fig 2.5. Analog-to-digital system interface configuration.

10

.

REEL SIZE: 10 1/2" maximum NAB Hub TAPE SPEEDS: 30, 15, 3 3/4, 1 7/8 BRAKING: Dynamic for all modes, mechanical holding brakes MOTOR POWER: DC for supply, take up and capstan SPEED CONTROL: Electronic phase comparison from tone wheel SPEED CHANGE: Front panel electrical switching REWIND TIME (1 MIL BASE): 4 minutes maximum SPEED ACCURACY: Within 0.5% of nominal

#### FM Data Channels:

#### Extended Mode (Std. all models)

Tape Speed	CF	Data Bandwidth
(IPS)	(KC)	(KC)
30	54	0-10
15	27	0-5
3 3/4	6.75	0-1.25
1 7/8	3.375	0-0.625

#### IRIG Std. Mode (available by switch, 8107 only)

Tape Speed	CF	Data Bandwidth
(IPS)	(KC)	(KC)
30	27	0-5
3 3/4	3.375	0-0.625

INPUT SENSITIVITY: ±2v peak minimum to ±10v peak maximum (for ± 40% deviation)

INPUT IMPEDANCE: 10K ohms, single ended

OUTPUT LEVEL:  $\pm 2v$  peak at  $\pm 5Ma$  maximum undistorted output for  $\pm 40\%$  deviation

OUTPUT IMPEDANCE: Less than 50 Ohms

HARMONIC DISTORTION: Less than 2% total 2nd and 3rd throughout passband

FREQUENCY RESPONSE: ±0.25db DC to 0.5 full bandwidth, maximum 1 db down at cutoff

LINEARITY: Less than 2% of full scale (± 40%) deviation from best straight line through zero center.

DRIFT:

Center Frequency: Less than 2% of full scale (± 40%) typical over operating temperature range

Sensitivity: Less than 2% of full scale (± 40%) typical over operating temperature range (less than 1% change in center frequency or sensitivity over 24 hrs. in a 10° F temperature range)

#### CONTROLS:

Oscillator: Center frequency and input sensitivity Discriminator: Zero adjust and output level CENTER FREQUENCY SELECTION: Oscillator: Four incorporated, selected by transport speed control switch Discriminator: Maximum two speeds plug-in simultaneously. Selection between the two by transport speed control switch.

SIGNAL TO NOISE RATIO:

(Defined as the ratio of a full scale sine wave output to the residual noise present with oscillator input shorted.)

Tape Speed	Bandwidth	S/N R	atio (db)
		comp.	uncomp.
30	0-10 KC	45	42
15	0-5 KC	45	42
3 3/4	0-1.25 KC	42	36
1 7/8	0-0.625 KC	42	36

D. Calibration Unit:

Integral on all models

FUNCTIONS: Set oscillator and discriminator center frequency and deviation FREQUENCY SOURCE: Crystal oscillators

ADJUSTMENT ACCURACY:  $\pm 1\%$ —deviation and center frequency CONTROLS: Meter sensitivity, channel selector, function selector

## Interface and Patch Logic Module (IPLM)

The interface and patch logic module (IPLM) was built by project personnel to interface the analog data and command signals with the HP 2115 system. The three main functions of the IPLM are:

- to provide a patching network for connecting the analog data and command signals to the proper data and command signals of the A-D system,
- (2) to boost and shape the command information signals from the Honeywell recorder voltage levels to the proper voltage levels for interface with the HP duplex register, and
- (3) to generate the proper command signals (flag) for communication with the HP duplex register.

A complete hardware description of the IPLM is provided in Chapter 3. Briefly, however, the IPLM receives inputs from the Honeywell recorder and the manual begin/end convert command. The eight analog input and one voice channels may be patched to any A-D input channel or command channel via the patching cables on the IPLM. The manual begin/end convert signal and the begin convert sync signal are switched directly to line 0 and line 1, respectively, of the positive logic duplex register. The IPLM also interfaces the external sampling signal to the HP pulse generator. The IPLM generates a flag signal for signaling when data are to be read by the positive logic duplex register. Table 2.2 provides the hardware specification for the IPLM. Power requirement - 110 volts A.C. Size - 17  $\times$  12  $\times$  3 inches

## INPUTS

## Front

Begin/end convert switch - single pole double throw

## Rear

Eight analog channels - 16-pin Blue Ribbon connector Voice channel - BNC connector Begin/end convert sync - BNC connector

## OUTPUTS

### <u>Rear</u>

Eight analog channels - 16-pin Blue Ribbon connector Sixteen channel duplex - 32-pin Blue Ribbon connector Voice channel - BNC connector Flag signal - BNC connector

Note: Analog channel inputs may be patched to analog channel outputs in any desired combination.

## Begin/End Convert Sync Input Requirement

Positive mode - <u>sensitivity</u>: requires minimum 2-volt positive going input (not to exceed 12 volts)

## Input Impedance

12k ohms

## Flag Output

Output level - 0 to 12 volts

Note: 10 to 12 volts corresponds to logic 0; 0 to 2.5 volts corresponds to logic 1.

## TABLE 2.2. (CONTINUED)

Flag goes from 0 to 1 for three conditions: (1) begin/end convert switch turned on, (2) begin/end convert switch turned off, and (3) begin/end convert sync signal turned on. Output impedance - 1k ohms Length of flag signal - 40  $\mu$  sec Rise time - 8  $\mu$  sec Fall time - 400 n sec <u>Duplex Outputs</u> Output levels - 0 to 2.5 volts  $\rightarrow$  logical 1 5.5 to 10.5 volts  $\rightarrow$  logical 0 Output impedance - 800 ohms

## FEATURES

- Begin/end convert sync signal can be either a positive going or negative going signal.
- (2) Duplex line 1 (2nd line) can be held at logical 1 if the begin/end convert sync is not going to be used. (This corresponds to the "Inhibit" position on interface.)
- (3) Indicating circuit with light can be used to determine when flag signal is sent.
- (4) Test mode which enables quick checkout of duplex lines 0 and 1 by using begin/end convert switch to input signals.
- (5) Patch board provides any desired combinations of input analog channels to output analog channels.

## INTERNAL POWER SUPPLY

 $\pm$  10 volts D.C. with less than 2 percent ripple.

## HP 8003 Pulse Generator and Raytheon Multiverter

A Hewlett-Packard 8003A pulse generator is used in the system for interfacing the sampling signal from the IPLM or from an external source to the Raytheon multiverter. The pulse generator has three primary purposes:

- (1) It provides the proper pulse characteristics, i.e., pulse width, height, and rise and fall time.
- (2) It permits the gating of pulses by program control thus providing proper synchronization for external triggering.
- (3) It provides an internal source for a wide range of selectable sampling rates.

The trigger input connector on the pulse generator is used for the external sampling signal. It is gated\* accordingly to program control (if gating is selected), shaped, and sent out to the multiverter via the negative trigger output terminal.

Pulse amplitude, width, and frequency may be varied by the manual adjustments located on the front of the unit. See Table 2.3 for specifications on the HP 8003A pulse generator.

A Raytheon multiverter model RC 3013 is used in the system for digitizing the analog data. Although the unit was built by Raytheon, it is a standard item for HP systems and thus supported by HP field personnel. The multiverter has been modified by HP to interface directly with the HP negative logic duplex register and to provide full-scale resolution for 5-volt analog input signals. The multiverter is capable of handling up to 8 analog input channels for digitization.

The multiverter consists of three subunits: a multiplexer unit, a sample-and-hold amplifier, and an analog-to-digital converter. The sampleand-hold unit samples the analog channel as directed by the multiplexer logic and holds the data until they are digitized by the A-D unit. Because there is only one sample-and-hold unit, the sampling time difference between successive channels is dependent on the sampling rate.

Four modes of A-D sampling are possible, including a calibrate mode. The other three modes (random address, digitize-only, and sequence) differ

<sup>\*</sup> A gate switch at the rear of the multiverter is used for selecting gated or free running pulse control.

## TABLE 2.3. 8003A PULSE GENERATOR SPECIFICATIONS

#### OUTPUT PULSE

- SOURCE IMPEDANCE:  $50\Omega$   $\pm 3\%$  shunted by typically 20 pF at any output voltage.
- PULSE SHAPE: (Measured at 5 V across 50Ω)
  Rise and Fall time: Less than 5 ns
  Overshoot and Ringing: Less than 5% of pulse amplitude.
  Preshoot: Less than 5% of pulse amplitude.
- AMPLITUDE: (Positive and negative output can be independently set)
  - Maximum Output: 5V across  $50\Omega$  (10V across an open circuit). Output circuit protected, cannot be damaged by shorting. With internal load disconnected (switch provided), 10V across  $50\Omega$  with rise and fall time less than 7 ns.
  - Attenuator: Provides 7 steps from 0.05V to 5V in a 1, 2.5, 5 sequence.
  - Vernier: Provides continuous adjustment between ranges, minimum output less than 0.02V across  $50\Omega$ .
- POLARITY: Positive and negative simultaneously. Delay between pulses approximately 5 ns.
- PULSE WIDTH: 30 ns to 3 s in five ranges; vernier provides continuous adjustment between ranges. Maximum Duty Cycle:
  - Greater than 90% from 0.3Hz to 1MHz Greater than 50% from 1MHz to 10MHz
  - Width Jitter: Less than 0.1% of pulse width at any width setting.
- DELAY: Approximately 150ns fixed delay between Trigger Output and both Pulse Outputs. Internal slide switch permits removal of delay line, reducing delay to about 10 ns.

#### REPETITION RATE AND TRIGGER

### FREE-RUNNING:

- Repetition Rate: 0.3Hz to 10MHz in five ranges; vernier provides continuous adjustment between ranges.
- Period Jitter: < 0.1% of period at any repetition rate setting.

#### TRIGGERING:

Trigger Input: DC coupled. Sine waves or pulses of either positive or negative polarity up to 10MHz.

- Sensitivity: Sine waves, 2V pk-pk minimum. External Pulses, at least 1V and at least 15ns wide, Maximum input ±10V. External Trigger Delay: Approximately 35ns between trigger input and trigger output.
- Manual: Push button for single pulse.
- TRIGGER OUTPUT PULSE (Suitable for triggering another Model 8003A).
  Width: 15ns ±5ns at 50% amplitude points.
  Amplitude: Greater than 2V across 50Ω.
  Polarity: Positive.
- SYNCHRONOUS GATING: Gating signal turns generator "on"; pulse repetition rate, amplitude, polarity, and width determined by panel control settings; first pulse is coincident with the leading edge of the gate, last pulse is completed even if gate ends during the pulse.

Minimum Gating Signal: -2V. Maximum Input: -20V. Input Impedance: Approximately 1kΩ.


#### GENERAL


POWER 115V or 230V +10% -15%, 50Hz - 400Hz, 30W.

WEIGHT: Net 9 lb (4 kg) Shipping 13 lb (6 kg).

#### DIMENSIONS:

NOTE DIMENSIONS IN INCHES AND (MILLIMETERS) (A) FOR TOTAL LENGTH INCLUDING KNOBS abd I'M (33M KIGHT INCLUDING FEET ADD 7'K IN (UMM)





in the selection technique of the analog channels to be digitized. The random-address mode allows individual selection of the analog channels by program control thus permitting random channel selection. The digitize-only mode permits continuous digitization of the same analog input channel by a single initiating channel address instruction. The sequence mode, which is used by the current A-D program, permits automatic sampling of each channel sequentially, cycling back to the first channel at the completion of the sequence. For the sequence mode the octal channel number of the last channel to be converted is entered into the multiplexer logic through the octal channel select switches on the front of the multiverter.

The external sampling command signal controls the rate of sampling. For the current system this signal comes from the pulse generator. Hence, it may be triggered by some external signal, such as a signal on one of the Honeywell analog recorder channels or from its own internally generated signal (see pulse generator specifications).

The sampling signal characteristics are important and should be noted in the multiverter specifications (Table 2.4).

## IPLM Interface, Positive Logic Duplex Register

A positive logic duplex register was included by HP to meet the requirements of providing the external communication capability for such signals as the begin/end convert signal, the begin convert synchronizing signal, etc. This register provides 16 input and 16 output lines, a flag signal, and an encode command signal. Currently, only lines 0 and 1 of the duplex input are used. Line 0 is used for the begin/end convert signal and line 1 is used for the begin convert sychronizing signal. When activated, line 1 will control the begin conversion process. The command signal will not be used by the control lines but should be set by the STC or encode command. Data transfer will then be handled by the flag signal which will be set each time an external command is initiated.

## System Capabilities


The A-D system has the following capabilities:

(1) Samples up to 8 analog data channels at rates to 24 Khz. The Raytheon multiverter multiplexes each of the 8 input channels

# TABLE 2.4. STANDARD MULTIVERTER CHARACTERISTICS

	2's Complement	ANALOG INPUT	
	Sign	Channel Capacity	
+ Full scale (-1 co + 1/2 Full scale Zero (+1 count) Zero Zero (-1 count) - 1/2 Full scale	0 100000000 0 000000001 0 000000000 1 11111111	48 channels w/attenuators Crosstalk	
- Full scale (-1 co	unt) 1 000000001	Input Impedance	
Clock Output	Transformer-coupled 8-volt pulse of 0.2-usec duration (isolated secondary) Z <sub>o</sub> =10 ohms I <sub>max</sub> =20 ma Same as clock output. A pulse is produced every time a binary zero is generated during the conversion.	<ul> <li>(w/o attenuators)</li></ul>	
	is generated during the conversion,	PERFORMANCE	
MODES OF OPERATION			
Random Address	Externally controlled Externally controlled Externally controlled Manually controlled	Accuracy at DC Linearity	
TEMPERATURE		system accuracy at Ly G will be within 0.02% of full scale 21/2 DSD	
Temperature Range	0 to 50 <sup>0</sup> C (For extended ranges see Note 3.)	DIGITAL INPUTS	
Warmup Time		Logic Level (input)	
Cooling	Forced air 10 ppm/ <sup>O</sup> C(max)	Start Line (1 line) Z <sub>in</sub> =3K to -15 volts Channel Address (7 lines max) Z <sub>in</sub> =1.8K to -15 volts Mode Selection (2 lines) Z <sub>in</sub> =3.9K to -15 volts in	
MECHANICAL		DIGITAL OUTPUTS	
Analog Input Connectors	Malco connector panel or optional		
Digital Input Connector	coax panel Amphenol Type 17-20500-1 or Cannon Type DD-50P Amperex indicators 19" slide-mounted drawer, 22" deep x 5-1/4" high	Parallel Data Outputs Refer to attached ADC manual Multiverter "Busy" Refer to attached ADC manual Frame Sync 3.9K to -15 volts	
Weight	60 pounds (approx) 105 to 125 vac 60 to 400 cps (fused at 3 amp, slow blow)	(Continued	)

TABLE 2.4. (Continued)



INPUTS INHIBITED DURING PERIODS SHOWN BY DASHED LINES through a single sample and hold circuit. Thus, individual channel sampling rates are governed by Eq 2.1:

$$R = \frac{23}{N}$$
(2.1)

where

R = sampling rate in Khz per channel,

N = number of channels used.

The 23 Khz maximum sampling rate is caused by the memory buffer size used in the A-D program. The Raytheon converter is capable of up to 48 Khz sampling rates. The HP 3030 nine-track digital tape will transfer rates to 30 Khz between the computer and tape unit. However, the actual throughput rate will not equal the actual word transfer rate of the tape unit because of the overhead time necessary for writing the interrecord gaps on the tape. Hence, throughput rates are dependent on the amount of data transferred from a storage buffer, i.e., reducing the proportion of overhead time to date transfer time (storage buffer) increases the throughput rates. Table 2.5 provides the relationships between throughput rates and data buffer size. Since the buffer size used in the A-D program is 1500 words, a maximum of 23 Khz throughput rate is obtainable.

- (2) System resolution is one part in 4,096 or 11 bits plus sign bit (± 2048).
- (3) System accuracy is  $\pm 1/2$  of the least significant bit or  $\pm 0.015$  percent of full scale.
- (4) Maximum analog inputs is eight input channels.
- (5) The system provides full-scale output for analog input signals of ± 5 volts (peak-to-peak).
- (6) Conversion control may be from manual, program, or external control.

Buffer Size, 16-Bit Words	Record Write Time, $\mu$ sec	Throughput Maximum, Khz
1,000	47.7	20.5
1,500	64.3	23.0
2,000	81.0	24.0
2,500	97.7	25.0

TABLE 2.5. TAPE WRITE OVERHEAD

### CHAPTER 3. HARDWARE - IPLM

As indicated in Chapter 2 the interface patch logic module or IPLM is used for interfacing the analog data and command signals to the A-D converter and positive logic duplex register. Included also in this unit is self testing logic for insuring proper command signal operation. Figures 3.1 and 3.2 show the front and back views, respectively, of the IPLM. The IPLM provides the following:

- (1) A patching network to patch the analog data channels to the proper converter input channels. The patching network consists of a set of BNC connectors, with the eight analog input and voice channels connected to the upper set (Fig 3.2), and the eight analog output channels to the Raytheon multiverter on the lower set. Patching is thus accomplished by connecting the selected upper set of inputs to the desired lower set of outputs.
- (2) Command information to the positive logic duplex register. Outputs from the begin/end conversion switch and the begin convert sync signal are transmitted to the positive logic duplex register. The begin/end conversion signal is initiated by a single-pole, single-throw switch, normally open to signal input and normally closed to ground. The begin convert sync signal is initiated by an external signal source (0 to 1 volt = 0; 2 to 12 volts = 1). Both signals are changed to the proper logic levels for interface to the positive logic duplex register (0 volts = 1; 8 to 12 volts = 0) on lines 0 and 1.
- (3) A flag signal to signify data that is to be sent. A flag signal accompanies the data lines to signal the computer that data are ready to be received. Figure 3.3 depicts the flag-data timing sequence. As noted from this figure, the flag signal accompanies both the begin and end conversion signals; however, it only accompanies the positive portion of the begin convert sync signal.
- (4) Self-test logic. A test light is provided to check proper command and flag signal operations. The light is turned on by a reset switch on the front panel (see Fig 3.1). The flag signal, generated by either the begin/end conversion switch or the begin convert sync switch, turns off the light if it is sent properly. A test switch is provided which sends the begin/end conversion signal through the begin convert sync logic for checkout of the begin convert synchronizing circuitry. Use of the flag-light operation is as described in Item 3 above.




Fig 3.1. Front view of IPLM.




Fig 3.2. Back view of interface.




Fig 3.3. Timing diagram.

#### Circuit Description

A block diagram of the IPLM as depicted in Figs 3.4 and 3.5 provides the IPLM circuit schematic. Table 3.1 describes the functions of each of the switches on the unit. Command information is provided in the upper portion of Fig 3.4. The analog data input-output patching network is shown in the lower portion of the figure. The patching network can also be used for connecting the desired external begin convert sync signal to the proper circuit input and for patching the sampling signal to the multiverter.

The circuit consists of three flip-flops (FF), a number of inverters and/or circuits, a level changer, and a one shot. The begin/end convert FF shown is used to control switch bounce from the begin/end convert signal. The output from the begin/end convert FF is transferred directly to the duplex register line 0 and to the one shot via a FF delay for generating the flag signal. Both a positive and negative going signal trips the flag so the computer may be notified when the A-D conversion both begins and ends. A test switch relays the begin/end convert FF via the begin convert sync signal circuitry and places the proper begin convert sync signal on duplex line 1. As noted, this circuitry initiates a flag only on a positive going pulse. The test switch permits a checkout procedure for the begin convert sync circuitry. The level changer depicted, permits the generation of the begin convert sync signal and corresponding flag signal on either a negative or positive logic input signal.

A test light FF was included which turns off a small test light when the flag signal is generated. The light may be turned on by a reset switch which resets the test light FF.

The logic may easily be changed for the begin convert sync signal so that the flag is sent both for a positive and negative going signal as in the begin/end convert signal by adding another input to the one shot or gate. Similarly, as additional lines are used, the one shot can be wired accordingly for desired generation of the flag signal.





Fig 3.4. Block diagram of interface logic module (IPLM).



## Fig 3.5. IPLM circuit schematic.

TABLE 3.1. DESCRIPTION OF INDICATORS AND CONTROLS

- <u>Power Switch</u> When switch is on, power indicator lamp lights and operating voltage is applied to all logic circuits. Power is removed by turning switch to off position.
- (2) <u>Test Switch</u> When switch is in normal position, unit operates normally and duplex line 0 signal and corresponding flag signal may be tested. When switch is in begin/end convert sync position duplex line 1 signal and corresponding flag signal may be tested. The begin/end convert sync polarity switch must be in positive position for both tests.
- (3) <u>Flag Indicator Lamp</u> Lamp lights when flag indicator circuit is set to indicate transmission of a flag signal. When a flag signal is then transmitted the lamp is turned off.
- (4) <u>Flag Lamp Reset Pushbutton</u> Pushbutton is pressed to set flag indicator circuit, thereby lighting flag indicator lamp.
- (5) <u>Duplex Line 1 Switch</u> When the switch is in normal position, duplex line 1 is controlled by the begin/end convert sync input, i.e., when the input goes above 2 volts (positive mode) or below -2 volts (negative mode), the duplex line 1 goes from 10 volts to 0 volts (logic 0 to logic 1). When the switch is placed in the inhibit position, duplex line 1 remains at logic 1 (0 volts) regardless of inputs.
- (6) <u>Begin/End Convert Auxiliary Jack</u> provides remote control capabilities. Jack is connected in parallel to the begin/ end convert switch with a cut-out that disables the begin/ end convert switch when a phono plug is inserted into the jack.
- (7) <u>Begin/End Convert Switch</u> When switch is in on position, duplex line 0 becomes a logic 1 (0 volts) and the A-D converter is allowed to begin converting as soon as the synchronizing signal occurs. If duplex line 1 is inhibited, conversion begins when switch is turned to on position. Placing the switch in the off position forces duplex line 0 to logic 0 (10 volts) and stops the A-D converter.
- (8) <u>Synchronized Begin/End Convert Polarity Switch</u> allows use of either positive or negative begin/end convert sync signal. In the positive position, the signal must go from 0 to +2 volts, and in the negative position, the signal must go from 0 to -2 volts to set duplex line 1 to a logic 1 (0 volts).

## Programming

Since the IPLM generates the proper flag signal when data are to be received by the computer, data input via both interrupt processing or "skip if flag set" sensing is possible.

The following illustrates a typical data input program through the positive logic duplex register using the assembler language.

Main program for input:

<u>Operation</u>	Operand	Comments
•		
•		
•		
JSB	INPUT	Jump to input subroutine
STA	CODE	Store A-register contents in memory location CODE

<u>Input Subroutine</u>. Commands the external device (duplex register) to acquire and transfer 16 bits of information (only two bits currently used, i.e., the begin/end conversion bit 0 and the synchronized begin convert bit 1) to the computer. Results are left in the A-register.

<u>Label</u>	<u>Operation</u>	Operand	Comments
INPUT	NOP		Entry point
	STC	GPR	Encode external device to perform its function
	SFS	GPR	Are data ready from IPLM
	JMP	*-1	No, jump to previous in- struction (no data ready yet)
	LIA	GPR	Yes, data ready, transfer input data to A-register
	JMP	INPUT, I	Jump to main program

## Check-Out Procedures

The IPLM check-out procedures are as follows:

- (1) Isolate interface.
- (2) Turn on power.
- (3) Place test switch in normal position.

- (4) Place duplex line 1 switch in normal position.
- (5) Place begin/end convert sync polarity switch in positive position.
- (6) Connect one oscilloscope channel to duplex line 0 (on back of unit - pin No. 1 of duplex register plug).
- (7) Connect another oscilloscope channel to the flag signal (BNC connector on back).
- (8) Set the time base to about 5  $\mu$  sec/div and vertical amplifiers to 5 volts/div.
- (9) Observe both signals simultaneously as they are triggered by the duplex line 0 signal (negative).
- (10) Press flag light reset to light indicator light.

## Line 0 Check-Out

(11) Switch the begin/end convert switch from "Off" to "On."

Observe that the duplex line 0 should be initially at 10 volts (± 2.5) and go to 0 volts when the begin/end convert switch is turned on. After the signal of duplex line 0 has dropped, the flag signal should go from 10 volts to 0 volts (fall time = 400 % seconds). The flag signal should stay at 0 volts for about 40  $\mu$  seconds and then return to 10 volts (see timing diagram). The flag indicator light should have gone out, indicating the flag signal occurred.

- (12) Reset flag light.
- (13) Change the triggering of the oscilloscope to positive slope and switch the begin/end convert switch to "Off."

Observe that the duplex line 0 should be at 0 volts and go to 10 volts when the switch is turned off. When the duplex line 0 signal has reached 10 volts ( $\pm$  2.5) the flag signal should occur, going from 10 volts to 0 volts (fall time = 400  $\eta$  seconds). The flag signal should stay at 0 volts for about 40  $\mu$  seconds and then return to 10 volts. Again the flag indicator light should have gone out (see timing diagram).

(14) To repeat, start at Step 10.

#### Line 1 Check-Out

- (15) Move test switch to begin/end sync position.
- (16) Connect one oscilloscope channel to duplex line 1 (on back of unit - pin No. 2 of duplex register plug).

- (17) Connect other channel to the flag signal (BNC connector on back).
- (18) Set time base to 5  $\mu$  sec/div and vertical amplifiers to 5 volts/div.
- (19) Trigger both signals by duplex line 1 (negative).
- (20) Press flag light reset to light indicator light.
- (21) Switch begin/end convert switch from "Off" to "On."

Observe that the duplex line 1 should be initially at 10 volts ( $\pm$  2.5) and go to 0 volts when the begin/end convert switch is turned on. After the signal on duplex line 1 has dropped to 0 volts ( $\pm$  2.5), the flag signal should go from 10 to 0 volts (fall time = 400 n seconds). The flag signal should stay at 0 volts for about 40  $\mu$  seconds and then return to 10 volts (see timing diagram). The flag indicator light should go out.

- (22) Reset flag light.
- (23) Change the oscilloscope triggering to positive slope and switch the begin/end convert switch to "Off."

Observe that the duplex line 1 should be initially at 0 volts and go to 10 volts when the switch is turned off. The flag signal should remain at 10 volts during and after this change and the flag light should not go out (see timing diagram).

(24) To repeat, start at Step 20.

Negative Begin/End Convert Sync

- (25) Change begin/end convert sync polarity switch to "Negative" position.
- (26) Change test switch to "Normal" position.
- (27) Leave oscilloscope connected as stated in Steps 16 and 17.
- (28) Use the begin convert sync BNC (on back) as an input for a negative signal. Let 0 volts correspond to the begin/end convert switch "Off" position and -10 volts (± 2) correspond to the begin/end convert switch "On" position. Note: the signal must be free of switch bounce.
- (29) Perform Steps 20 through 23.
- (30) To repeat, do Step 20.

Figure 3.6 provides a flow chart for the IPLM check-out procedure. Note: when duplex line 1 switch is in "Inhibit" position, duplex line 1 is always 0 volts.

ABCDE




Fig 3.6. The IPLM check-out procedures.

#### CHAPTER 4. SOFTWARE

Two programs are required for A-D operation. The first (SAMP) is used during the actual digitizing process when the analog data are digitized and written on the nine-track tape. The second program (SERVICE) then converts the nine-track data to the standard SDS A-D format as established by earlier A-D operations (see Research Report No. 73-2) and rewrites it on a seventrack tape. The second program (SERVICE) also provides a check for parity errors which may have occurred during the first write operation as well as provides printout options for system checkout procedures.

Both the general flow of the data conversion program and the operating instructions were purposely made similar to the data conversion program used on the SDS system. This helps to maintain compatibility and ease in operation transitions from one machine to the other.

#### Data Conversion Program

The data conversion program SAMP is used during the A-D conversion process to provide the following functions:

- initiate and terminate the A-D process via external commands from the operator and/or external signals from the IPLM,
- (2) read the digitized analog data at externally controlled sampling rates and writes it on the nine-track high-speed tape unit in 1500 word records at 800 bpi,
- (3) write a five-word identification and end of file mark at the end of the A-D operation as signified by the begin/end convert signal, and
- (4) search for a given file for replacement or search to the end of the last file for tape continuation.

A general flow chart of the data conversion program is depicted in Fig 4.1. Both FORTRAN and Assembler languages are used in the A-D program. Briefly, the general flow of the program is as follows:

 The program is loaded and the operator enters various operation parameters, such as




Fig 4.1. Analog-to-digital program for SDS computer.

- (a) Whether a new or old data tape is used. If the tape is a new data tape, an EOF is written and the tape positioned after the EOF mark. If the tape is not a new data tape, the last data file or any other specified file is located and the tape is positioned to begin after that file.
- (b) File identification information. Three words of the five-word identification code that accompany each data file is entered, i.e., the file number and the two identification tags.
- (2) The program waits for the begin convert and/or photocell signal command (begin convert sync signal) to initiate the A-D process.
- (3) The program uses two 1500-word buffer areas so that one buffer is being filled by the A-D input operations while the other is emptying on the magnetic tape.
- (4) A new read command is immediately initiated after 1500 words have been read to insure the required sampling rate is maintained.
- (5) The 1500 12-bit words in Buffer 1 are written in binary on the magnetic tape.
- (6) The procedure is repeated, i.e., the filling and empyting of alternate buffers from the A-D unit to the magnetic tape continues until the end of the analog record or section being converted is detected.
- (7) The conversion process is terminated by the sensing of the end conversion signal when the analog record has been completed. A five-word identification record is written at the end of the last data record. If the next analog record is to be read soon after the end of the last record and no additional identification information is desired, i.e., if the automatic control mode was specified, the program automatically increments the data file number and waits for the next begin conversion command. If not, or if other identification is required, the program stops and waits for further information or commands from the operator.
- (8) Each data set (data records plus identification record) is separated by an end of file. Two ends of file are written at the end of the last data set on the magnetic tape.

Each data set or file has an identification record generated during the A-D process, which includes

- a data file number used by the program for identification and positioning of the data tape when adding, replacing, or deleting additional data files;
- (2) the number of converted 1500-word records in the data file;

- (3) the number of converted data words in the last record; and
- (4) and (5) two 12-bit identification tags for additional operational information such as filter-speed-gain selection and data.

The converted data are written on the nine-track tape in the format depicted in Fig 4.2,


Figure 4.3 depicts the flow logic for operating the SAMP program. As noted the program begins by typing the statement "Enter File Number." At this point the operator specifies where the data tape is to be located for the digitizing process. Each file is labeled by a monotonic increasing file number. The operator should type in one of the following parameter types in accordance to the tape positioning desired:

- 0 new data tape. The tape is rewound, an EOF written, and the tape positioned after the EOF.
- (2) -1 old data tape. The last data file on the tape is located and the tape is positioned after the EOF mark of this last file (between the EOF of the last file and the EOF signifying the end of the data tape, see Fig 4.2).
- (3) +J where J is a positive integer,  $1 \le J \le 2047$ . The J<sup>th</sup> file is located and the tape positioned at the beginning of the J<sup>th</sup> data file, i.e., in front of the EOF signifying the end of the data file preceding the J<sup>th</sup> file.

Once the tape has been positioned, the program types "Enter New File Number and Tag." The operator should now specify the file number of the data set that is to be generated and the accompanying two 12-bit taginformation words that may be desired. This information is written at the end of the data file in the five-word identification record as described above.

After this information is entered the program waits for the external begin conversion signals that (see Chapter 2 description) initiates the conversion process. Following the end conversion signal which ends the conversion process, the program once again requests the file locating and identifying information.

Note that the -1 parameter should be entered when building the data tape as the +J parameter is used to replace the  $J^{th}$  file and the 0 parameter locates the data file at the front of the data tape.






Fig 4.3. SAMP operating flow logic.

Two operating modes, manual and automatic, are used as noted in Fig 4.3. In the manual mode the above operation request is required for each data set. In the automatic mode, selected by switch register bit 2, control does not return to the operator after a data file is written. Instead, the data file number is incremented by one, and this new number is used for the next data file. The identification tags used on the previous file are also kept and the program immediately waits for the begin conversion signals. Following each data run, the file identification record is written on the teletype. When in the automatic mode, this information may be deleted by setting switch register bit 3. The error stops associated with SAMP are listed in Table 4.1.

TABLE 4.1. SAMP ERROR STOPS

Memory Location	Reason
00 <b>22</b> 10	<b>A</b> = 11 <sub>8</sub> ; sampling rate exceeds
	23 Khz. Restart.
003060	B = 1 ; file specified cannot be located. Last file checked will be used if "Run" is depressed.
003137	B = 2 ; READ error. Depress "Run" to try READ again.

## Tape Write Program

The tape conversion program (SERVICE) is used to rewrite the digitized data files contained on the nine-track tape to a seven-track tape and in a

format compatible with the SDS 930 generated data tapes. In addition, it also provides other features which enhance the A-D validation and operating procedures. The following is a description of each of the main functions provided by SERVICE:

- (1) Reads the nine-track data tape (recorded at 800 bpi) and rewrites these data on a seven-track tape at 556 bpi.
  - (a) The lower 12 bits of each 16-bit data words are extracted and only these lower 12 bits are written on the seven-track tape. Note that data read from the multiverter are 12 bits.
  - (b) The nine-track data read from the multiverter are the negative of its true value, thus the 2's complement of these data are performed before writing it on the seven-track tape.
  - (c) The SDS A-D system provides full-scale resolution for 10 volts whereas the HP system provides full-scale resolution for 5 volts. Thus, if full compatibility is specified, the data are also divided by 2 before they are written on the seven-track tape.\*
- (2) Lists the idents of the data files on the nine-track data tape on the teletype.
- (3) Lists the digitized voltage values of the data files from the nine-track data. Included in this list are the options to:
  - (a) skip through the data within a 1500-word data record,
  - (b) skip through the data records within a data set file, and
  - (c) skip through data files within the data tape.
- (4) For generating a seven-track tape, listing data file idents or listing the digitized data values, a file-searching feature for the nine-track tape, and an automatic operating mode is also provided.

<sup>\*</sup> The Raytheon multiverter normally provides 10-volt full-scale resolution but was modified in accordance with project specifications to be more compatible with the signal amplitudes most commonly used by current research projects. This compatibility feature is not needed when digitizing road profile data as scaling is relative to 1-inch calibration factors. Thus, for these data the HP system provides a two-fold increase in resolution over the SDS system.

- (a) The file-searching procedure is provided in SERVICE so that any given file on the nine-track tape may be specified. For example, when building a seven-track tape, only selected files need be included.
- (b) An automatic mode is provided when using SERVICE so that each file on the nine-track tape is processed automatically in sequential order. For example, when building a seven-track tape, the operator only needs to specify the first file on the nine-track tape. The remaining files are automatically processed in the order contained on the nine-track tape.

Figure 4.4 provides a general flow chart of the SERVICE program. The general flow depicted in this figure is as follows:

- The program begins by indicating its beginning and if desired, provides a list of the switch register functions.
- (2) The program asks for the nine-track data file number. If a file number of zero or less is specified, the first file on the data tape is found. Otherwise the file number specified is located and the five-word identification record is printed for this file.
- (3) If switch register bit 15 is set used for listing data file idents, the program repeats back to Step 2. If the automatic mode is selected, the ident number of the next data file on the data tape is found, listed, and the process repeated. If the automatic mode is not specified, the program asks the operator for the file desired and the program repeats Step 2.
- (4) If switch register bit 14 is set, the program writes a seven-track data tape. The first time the tape write routine is entered the 10 or 5-volt resolution is specified by the operator. The program then writes an end of file on the seven-track tape (see tape format, Fig 4.2).
- (5) The program begins reading the nine-track tape and writing the seven-track tape (multiplying each data word by -1, and if the 10volt resolution is specified, dividing each word by 2).
- (6) The automatic and manual modes operate as described in items 2 and 3 above with switch register bit 14 used to route the program flow to the tape write subroutine as depicted in Fig 4.4.
- (7) If switch register bit 13 is set, the program lists the nine-track data tape. The data words listed are scaled to volts for checkout purposes. Three skip options are available: skip through the data record (switch register bit 1), skip through the data set (switch register bit 3), and skip through the data tape (switch register bit 4). The program reads one record at a time, scales the data, and begins printing it on the teletype. By setting switch register bit




Fig 4.4. Service flow chart (continued on next page).




Fig 4.4. (Continued from previous page).

1, the programs delete the printout until the switch register bit 1 is cleared. Switch register bits 3 and 4 work similarly for skipping records and files, respectively. The data are printed on each line of the teletype in the channel order digitized, where the number of channels digitized is entered at the beginning of the list program.

(8) The automatic and manual operation works similar to that described in Items 3 and 4 above where switch register bit 13 routes the program flow to the list subroutine as depicted in Fig 4.4.

Table 4.2 provides a listing of the error stops in SERVICE.

Memory Location	Reason			
004274	$A = 24_8$ ; HP 3030 unit in			
	motion or in "Local." Set unit. Press "Run."			
004314	$A = 25_8$ ; Parity error on HP			
	3030 unit. Press "Run" will use data with error(s).			
004317	$A = 26_8$ ; I/0 command rejected			
	on HP 3030 unit. Run diagnos-			
	tics on tape unit.			

TABLE 4.2. SERVICE ERROR STOPS

#### CHAPTER 5. OPERATING PROCEDURES

This chapter provides a description of the operating procedures used to perform A-D operations in accordance with the system described in this report. The procedures are divided into two areas: system setup procedures and general operating procedures. Also included at the latter part of the chapter is a brief description of some checkout procedures for A-D validation.

## System Setup Procedures

The following items are required for A-D operations:

- (1) HP 2115 system as specified in Fig 2.2;
- (2) interface and patch logic module (IPLM) as shown in Fig 2.5;
- (3) input voltage source such as Honeywell Model 8100 analog tape;
- (4) two digital tapes, preferably one certified at 3200 bpi for the nine-track tape and the other at 800 bpi for the seven-track tape;
- (5) seven-track operating tape prepared for the A-D system (A-D program tape);
- (6) all necessary cables for patching the analog signals (coaxial cables with BNC connectors on both ends); and
  - (a) recorder IPLM cable, 12-foot cable with Winchester plug on the recorder end and a 16-pin Blue Ribbon connector on the IPLM end,
  - (b) IPLM Computer cable, 12-foot cable with a 32-pin Blue Ribbon connector on the IPLM end and the 16-bit positive logic duplex output plug on the computer end, and
  - (c) IPLM Multiverter cable, 12-foot cable with a 16-pin Blue Ribbon connector on the IPLM end and the analog input connector on the multiverter end.

(7) oscilloscope.

The following setup procedures (see Fig 5.1) should then be used for setting up the system:

(1) The computer, teletype, tape units, pulse generator, multiverter, IPLM, and oscilloscope should all be turned on.




Fig 5.1. Cable interconnection diagram.

- (2) The IPLM Computer cable should be connected from the IPLM unit to the positive logic duplex card (Duplex Out, Fig 3.1).
- (3) The IPLM Multiverter cable should be connected to the IPLM and the J46 plug on the back of the Raytheon multiverter (Analog Out, Fig 5.1).
- (4) The recorder IPLM cable should be connected between the Honeywell 8100 analog recorder pin J2 and the analog in connector on the IPLM.
- (5) The desired analog channels to be digitized (upper set of BNC connectors, Fig 3.2) should be patched to the multiverter input channels (lower set of BNC connectors, Fig 3.2).
- (6) (External sampling signal option only.) The external sampling signal should be connected from the analog in patch BNC connector to the trigger input terminal of the pulse generator.
- (7) A cable should be connected between the trigger output (negative) on the pulse generator to pin J45 on the multiverter. A BNC T connector should be used at the pulse generator output for monitoring the sampling signal (Sampling Signal, Fig 5.1).
- (8) A cable should be connected between the gated input connector J46A on the back of the multiverter (Gated Input, Fig 5.1).
- (9) (External begin convert sync signal option.) Connect a cable between the proper analog input connector and the begin convert sync BNC connector (see Fig 3.2).
- (10) Insure jumper W6A in the negative logic duplex registers card has been removed.
- (11) Set the Raytheon multiverter in the normal mode, select the sync external switch, and select the number of conversion channels.
- (12) Set the normal/gated switch in the back of the multiverter to "Normal" for checking the pulse characteristics.
- (13) Set the pulse generator to internal and adjust the pulse amplitude to about 5 volts. Adjust the pulse width to 5  $\mu$ . If the sampling signal is generated from the pulse generator, set the sampling rate in accordance with Eq 2.1.
- (14) Set the normal/gated switch to the gated position in back of the pulse generator.
- (15) Set the IPLM as follows:
  - (a) Test switch in "Normal."
  - (b) Duplex line in "Connect" position if an external begin convert sync signal is provided, otherwise set in "Inhibit" position.
  - (c) Set the begin/end convert switch to "Off."

- d. Set the begin connect sync polarity switch to "+" for positive logic and "-" for negative logic.
- (16) Mount the nine-track data tape and seven-track operating system program tape.
- (17) Load A-D program, Ident 500\*.
- (18) Program types "Enter File Number."
  - Enter 0 for new data tape
    - -1 for old data tape
    - +J when J is a positive integer for replacing J<sup>th</sup> file, (see Chapter 4).
- (19) Program types "Enter New File Number and Tag." Enter file number of data file and ident tags (see Chapter 4).
- (20) Program is now waiting for the begin convert and begin convert sync signals. Switch register bit 2 signifies automatic mode and should be set at this time if desired. Switch register bit 3 inhibits file print out information.

The system is now ready for digitizing the file number specified in Item 19 when the proper control signals are initiated.

#### General Operating Procedures

Two operating procedures will be described, one for the data conversion process and the second for the tape write process. The ident list and printout list options are not described in this section but provided in detail in Chapter 4.

<u>Data conversion process</u>. The following procedures are those necessary for A-D operations:

- Two switch register bits are used, one for automatic mode selection bit 2, and the second for inhibiting file ident printout when in the automatic mode, bit 3.
- (2) Two entries are required by the data conversion program for file location and file identification. The file location entry signaled by the type out, "Enter File Number," is always requested first. At this time the operator should enter the file number location of where the data tape is to be positioned for the digitizing process.

<sup>\*</sup> Both SAMP and SERVICE may sometimes be restarted by beginning at location 00002.

The following parameters are used for entering this information:

- 0 new data tape. The tape is rewound, an EOF written. The tape is positioned after the EOF.
- -1 old data tape. The last data file on the tape is located and the tape positioned after the EOF mark of this last file.
- +J where J is a positive integer,  $1 \le J \le 2047$ . The J<sup>th</sup> file located and the tape positioned at the beginning of the J<sup>th</sup> data file, i.e., the J<sup>th</sup> file will be rewritten.

The second entry signaled by the type out, "Enter New File Number and Tag," is used to specify the file number and two ident tags for the data file that is to be digitized.

(3) The operating procedure is to first specify the location on the tape for the new digitized file and then to identify this new file. The appropriate switch register bits are set and the digitizing process begun. If the automatic mode is indicated, control is not returned to the operator after the process but the program returns to monitor the input signals for the begin convert commands. If the manual mode is specified, control is returned to the operator and once again he should first specify the tape location and then the new file identification. Note that when digitizing several files the -l parameter should be used for the file location parameter.

<u>Tape Write Process</u>. The following procedures are those necessary for the tape write process:

- (1) Mount the nine-track data tape on the HP 3030 tape unit and the seven-track A-D system tape on the HP 2020 tape unit.
- (2) Load the tape write program, Ident 501, from seven-track program tape.
- (3) Remove program tape and mount the seven-track data tape on the 2020 tape unit.
- (4) Press Run. The program will type "Begin Data Service Routine," and "Set SS 10 for SS List." Set switch register 14 and press Run. The computer will type "Pause." Depress Run again. The program will type "Enter File Number." The file number of the nine-track data file that is to be written on the seven-track data tape should be entered. The parameter 0 may be used if the first file on the nine-track tape is desired.

- (5) The program will type "Enter 1,0 for 10,5-Volt Resolution." Enter either a 1 or 0 for 10-volt resolution, SDS compatibility or 5-volt resolution, respectively.
- (6) The program writes an end of file on the seven-track tape and transfers the data file specified on the nine-track data tape to the seven-track tape.
- (7) The program once again types "Enter File Number" unless the automatic mode is specified, switch register bit 2. If the automatic mode has been specified the program continues to read consecutive data files and writes these files on the seven-track tape. If the automatic mode is not desired, i.e., switch register bit 2 is not set, the next data file to be processed is entered and the process is repeated.
- (8) When the last data file is being generated on the seven-track tape, switch register bit 0 should be set. If this bit is set, the program writes a second EOF mark after the data file has been written. The program then types "Begin Data Service Routine," "Set SS 10 for SS List." The service routine is then available for a new set of operations.

#### System Check-Out Procedures

During an A-D operation, the digitized values may be checked by loading the tape write program, Ident 501. Then by specifying the data list option (see Chapter 4) denoted by switch register bit 13, the converted data in volts may be displayed via the teletype. Switch register bit 1 may be used for skipping through the data record, bit 3 for skipping through the data file and bit 4 for skipping through the data tape. Switch register bit 2 provides the automatic mode so that consecutive files may be examined without calling for each one individually. Thus, by putting in known voltage values before an A-D operation, a quick check on the system may be obtained by checking the values digitized.

## CHAPTER 6. SYSTEM CHECK-OUT PROCEDURES

To insure the A-D system could meet the system specifications and to provide an acceptable check-out procedure the following tests were set up and are described in this chapter. The tests described were made on the system during May 1969, and the results obtained provided. Such tests should be performed in conjunction with the HP system diagnostic programs periodically to insure the system is performing in an acceptable manner.

## Conversion Speed and Accuracy

In order to insure the system could digitize at variable rates to 25 Khz with the specified accuracy, a test was conducted in which known inputs were digitized at variable conversion rates to 25 Khz. The A-to-D inputs were connected as follows:

(1)	Channel O	=	shorted;
(2)	Channel 1	=	-1.520 v;
(3)	Channel 2	1	shorted;
(4)	Channel 3	=	+1.528 v;
(5)	Channel 4	=	shorted;
(6)	Channel 5	-	shorted for 850 hz test, 250 hz triangle wave (4.0 v P-P) for 25 Khz;
(7)	Channel 6	=	shorted; and
(8)	Channel 7	=	250 hz square wave, 10.0 v P-P.

As noted from the selected computer results, Table 6.1, the digitized values are within the specified system accuracy, i.e., 12 bits ± LSB.

## Further Tests on System Resolution

As a further check on system resolution for the time varying signal case, sine and triangle wave forms were sampled at 60 points per cycle by the following technique. A 20 hz sine wave of  $\pm$  2.5 v P-P was connected to channels 0, 2, and 4. Likewise, a 20 hz triangle wave of the same P-P

	······		SAMPLI	NG RATE =	= 850 hz			
	CHAN Ø	CHAN 1	CHAN 2	CHAN 3	CHAN 4	CHAN 5	CHAN 6	CHAN 7
		-1.521	.002	1.528	230		.033	-4.995
9	.092	-1.521	.002	1.528	.000	. 3 3 3	.020	-4.995
17	032	-1.521		1,528				-4.995
25	.032	-1.521	.002	1.528	.000	. 229	.000	-4.995
		-1.521	.332	1.528	.032	009	.992	-4.995
41	.002	-1.521	.302	1.528	. 200	• ØØØ	.000	-4.995
	CHAN Ø	CHAN 1	CHAN 2	CHAN 3	CHAN 4	CHAN 5	CHAN 6	CHAN 7
1	.339	-1.521	.092	1.528	.000	.030	.020	5.000
		-1.521	032	1.528		030	020	5.000
17	.000	-1.521	.002	1.528	.000	.000	.000	5.993
_25_		-1,521	322	1.528	300		239	5 973
33	. 000	-1.521	. 902	1.528	. 000	.000	. 232	5.030
	.338	-1.521		1.528	.092	. 020		5.000
49	•030	-1.521	•932	1.528	.000	.003	.003	5.000
_57_	.323	-1.521	002	1,528	.003	.939	.033	5.000
	CHAN Ø	CHAN 1	CHAN 2	CHAN 3	CHAN 4	CHAN 5	CHAN 6	CHAN 7
		-1.521	.002	1.528	. 230	. 333	. 323	5.999
9	.000	-1.521	.002	1.528	•000	.000	.000	5.003
_17_		-1.521	.002	1.528				5,000
25	.222	-1.521	.332	1.528	.000	.000	.000	5.000
		-1.521	<u>. Ø 32</u>	1.528				5.020
105	.000	-1.521	.002 .002	1.528	.030	.027 .300	.000	5.003 <u>5.020</u>
233	.030	-1.521	.002	1.528	. 300	.030	.338	5.030
241	 	-1.521	a 22	1 528	<b>a</b> aa		222	5.300
401	.000	-1.521	.002	1.528	.000	.330	.000	5.000
409		-1.521	222	1.528	322	020	303	5.000
	CHAN Ø	CHAN 1	CHAN 2	CHAN 3	CHAN 4	CHAN 5	CHAN 6	CHAN 7
1		-1.521	. 392	1,528		. 322	. 388	-4.995
	.002	-1.521	.002	1.528	.030	.030	.320	-4.995
217	.302	<u>-1.521</u>	.002	1.528	.032	222	.323	-4.995
225	.002	-1.521	.032	1.528	.000	.000	.203	-4.995
545		-1.521		1.528		023	223	-4.995
553	.002	-1.521	. 202	1.528	. 370	.037	.023	-4.995
561		-1.521	.002	1.528	. 220	. 300		-4.995
569	.002	-1.521	.902	1.528	.030	.000	.032	-4.995
825	.002	-1.521	.002	1.528	. 323		.933	-4.995

# TABLE 6.1. CONVERSION SPEED AND SEQUENCING VALIDATION

SAMPLING RATE = 25 Khz

	CHAN 3	CHAN-1	CHAN 2	CHAN 3	CHAN 4	CHAN 5	-CHAN 6-	<u>CHAN 7</u>
1	aaa	-1-533		1 531		- 466		5,300
9	.073	-1.531	.000	1.531	.339	2.012	.003	-4.999
<u> </u>		-1.531		1.531	303	-1 433		-4.992
25	.000	-1.531	.000	1.531	.003	112	ิติชิติ	5.010
	338			-1.531		<u>1.658</u>	<b>д</b> дд_	-4-998
249	.300	-1.531	.000	1.531	.000	-1.528	.323	-4.993
257-			300	<u> </u>			aaa	
265	.200	-1.531	.000	1.531	.200	1.552	୍ୟାହ୍ୟ	-4.992
273		<u>-1.528</u>	032_	<u>1_531</u> _		<u>-1_382</u>		5.344
	• • • • •	-1.531	. <u>00</u> 0	1.531	.300	.3 42	.003	5.333
281	•333	-		<u>1.531</u>	- 330	<u> </u>	<u>033</u>	
239		-1,531	• • • • •	1.531	• • • • •	-2.235	.339	-=4.9988 5.000
29 <b>7</b>	.333	-1.531	• 333	1.551	.033	-2.200	(, ( ن •	نه ارد ارد • اس 
	CHAN 3	CHAN 1	CHAN 2	CHAN 3	CHAN 4	CHAN 5	CHAN G	CHAN 7
1	.070	-1.531	. 399	1.531	.003	-2.130	.337	5.997
	<b>0</b> 20	-1.531	<u>a</u> aa	1.531		1.350	003	5.300
17	.000	-1.531	. 309	1.531	339	186	. 39.1	-4.999
25		-1.531	00a	1.531	332	-1.743	330	5 000
33	. 330	-1.531	. 002	1.531	. 383	1.716	. 333	-4.995
41	209	-1.531		1.531		- 162		-4.998
313	.933	-1.531	0 92	1.531	.333	2.473	.333	- 1 000
321	<u>a</u> 7.0	-1 531	222	1.531	. 332	- 972	. 330	-4 999
329	.033	-1.531	002	1.531	.370	579	.030	5.002
337		-1.531	. 330	1.531	. 109	2.122	203	-1.008
633	300	-1.531	.000	1.531	୶ଡ଼ଡ଼	•588	.093	5.001
641	.330	-1.531		1.531			<u></u>	-4.992
649	.702	-1.531	.002	1.531	.303	-2.480	. 336	5.300
657		=1 531	002	1 531	323	945		5.122
665	. 303	-1.528	.232	1.531	.333	.6.73	. 303	-4.995
<u>673</u>	.009	-1.531	. ดดส	1.53.1	. 30.0	-2.161		5.300
<u>373</u>	. 399	<b>-1.</b> 531	.303	1.531	.003	•43 Ø	.902	5.932
015 081	. 200	<u>-1.531</u>	. 222	1.531	.300	-452	• 000 000	-4.997
Ø89	.033	-1.531	• 3 3 2	1.531	.070	-2.322	.909	5 . 9 9 9
	0411 7	CHAN 1	CHAN 2	CHAN 3	CHAN 4	CHAN 5	CHAN 6	CHAN 7
	CHAN Ø							
1	.002	-1.531 -1.528	.302	1.531	000. 022	1.040	.339	5.032
9 17 11 D	.343 .302	-1.528 -1.531	.392	1.531	• 395	-2.365	<u>. 330</u> . 392	<u>-4.998</u> 5.000

amplitude was connected to channels 1, 3, and 5. The wave forms were then sampled at 160 hz, yielding 60 points per cycle per wave form. Selected results of this test are given in Table 6.2 and depicted graphically in Figs 6.1 and 6.2.

## Test for Loss of Data

Finally, to insure each sampling pulse resulted in an actual data sample, a digital counter was connected in parallel with the pulse generator and the input to the computer. Variable length data files were then generated by use of the A-D program. The number of data points converted as indicated by the program were then compared to the number of sampling pulses sent into the system. In all cases the numbers were found to be consistent for the variable sampling rates.

	CHAN Ø	CHAN 1	CHAN 2	CHAN 3	CHAN 4	CHAN 5	CHAN G	CHAN
1	1.348	1.396	1.973	1.519	2.333	1.643	. 392	5.00
17 	2.456	2.383 2.117	2.476	2.490	2.471	2.366	. 300	-4.99
33	2.161	1.621	2.063	1.497	1.953	1.375	.000 000	-4.99
49	1.057	630 137	876	503° 312	- <u>685</u>	.383 112	.320	-4.99
65 	- 465	359 - 852	659	481	347	605	.032	-4.99
31 	-1.809	-1.345	-1.938	-1.467	-2.351	-1.592	.332	-1.99
97	-2.461	-2.329	-2.483	-2.454	-2.490	-2.413	202 362	5.33
113	-2.209	-1.663	-2.114	-1.538	-2.307	-1.414	.002	5.30
129	-1.123	- 669	947	- 544	762 214	- 420	.002	5.90
145	.396	.322	.591 1.306	.447	.781	.571	. 330 . 330	5.10
161	1.758	1.313	1.892	1.438	2.351	1.550	.323	5.00
177	2.437	2.302	2.463	2.424	2.4SD 2.358	2.449	.000	-4.00
193	2.219	1.704	2.129	1.580	2.026	1.455	.303	-4.99
209	1.169	.713	.999	.588	.815	.466 029	.000	-4.99
225 -233	337	276	.239 532 -1.252	.095 400 894	.046 723 -1.414	522	.032 .002 .632	-4.99
241	-1.716	-1.268	-1.855	-1.337	-1.978	-1.509	.002 .032	-4.99
257	-2.444 -2.468	-2.249	-2.471	-2.371	-2.490 -2.490	-2.493	.002	5.37
273	-2.263	-1.746	-2.183	-1.621	-2.580	-1.497	. 392	5.99 5.99
289 297	-1.235	750 254	-1.067	527 129	- 836 - 123	5 33 3:37	.C02 022	5.00
3 (15	2 5 9	242 737	.461	-3 64 859	.654 1.362	403	.029 209	5.00
321	1.563	1.239	1.804	1.355	1.934	1.479	.003 332	5.93
337 345	2.415	2.219	2.449	2.344	2.471	2.465	.339 .230	-4.99
353	2.271	1.785	2.190	1.663	2.395	1.533	.333	-4.99
3 69 3 77	1.279	.796 .300	1.113	.671	.938	.547	.903 .332	-4.99
385	210 968	193 637	403	317	596 -1.309	442	.032	-4.99
401	-1.519	-1.132	-1.765	-1.304	-1.897	-1.428	. 362	-4.99




Fig 6.1. A-D test channels 0, 2, and 4.




Fig 6.2. A-D test channels 1, 3, and 5.

This page replaces an intentionally blank page in the original. -- CTR Library Digitization Team

#### REFERENCES

- Hudson, W. Ronald, "High-Speed Road Profile Equipment Evaluation," Research Report No. 73-1, Center for Highway Research, The University of Texas, Austin, January 1966.
- Walker, Roger S., Freddy L. Roberts, and W. Ronald Hudson, "A Profile Measuring, Recording, and Processing System," Research Report 73-2, Center for Highway Research, The University of Texas at Austin, April 1969.
- Technical Manual, Instructions for Honeywell Model 8100 Portable Recorder/ Reproducer, Honeywell-Test Instruments Division, Denver, Colorado, January 1966.
- 4. Operating and Service Manual Model 8003A Pulse Generator, Hewlett-Packard, Palo Alto, California, September 1968.
- Manual for Interface Kit 12554A/M1/M1, M2/M1, M3 16-Bit Duplex Register for use with Raytheon Multiverter, Hewlett-Packard, Palo Alto, California, May 1968.
- 6. A Pocket Guide to Hewlett-Packard Computers, Hewlett-Packard, Palo Alto, California.
- Multiverter Technical Manual, Raytheon Computer, Santa Ana, California, May 1967.

This page replaces an intentionally blank page in the original. -- CTR Library Digitization Team APPENDICES

This page replaces an intentionally blank page in the original. -- CTR Library Digitization Team APPENDIX 1

SYSTEM CABLING INFORMATION

This page replaces an intentionally blank page in the original. -- CTR Library Digitization Team

ANALOG	IN
--------	----

From Analog R	ecorder (Winchester)	To Inter	rface (Blue Ribbon)
Pin (J2)	Signal	Pin	Signal
С	Ground	13	Ground
A	Channel 1 data	1	Channel 1 data
F		14	
В	Channel 2 data	2	Channel 2 data
E		15	
D	Channel 3 data	3	Channel 3 data
K		16	
H	Channel 4 data	4	Channel 4 data
N		17	
J	Channel 5 data	5	Channel 5 data
M		18	
L	Channel 6 data	6	Channel 6 data
S		19	
P	Channel 7 data	7	Channel 7 data
v	Ground	20	Ground
R	Channel 8 data	8	Channel 8 data

ANALOG (	DUT
----------	-----

From Inte	erf <b>a</b> ce (Blue Ribbon)	To Multi	verter (Plate)
Pin	Signal	<b>Pin (J</b> 46)	Signa 1
1	Channel 1 data	1	Channel 1 data
2	Channel 2 data	2	Channel 2 data
3	Channel 3 data	3	Channel 3 data
4	Channel 4 data	4	Channel 4 data
5	Channel 5 data	5	Channel 5 data
6	Channel 6 data	6	Channel 6 data
7	Channel 7 data	7	Channel 7 data
8	Channel 8 data	8	Channel 8 data

GATED INPUT SIGNAL

From Multi	verter (Plate)	To Pulse Ge	nerator (BNC)
Pin	Signal	Pin	Signal
<b>J</b> 46 <b>A</b>	Trigger	Trigger Input	Gated, -2 volts D.C. coupled

From Duplex	Register Card	To Duplex Lin	ne (Blue Ribbon)
Pin	Signal	Pin	Signal
A	0	5	0
В	1	6	1
С	2	7	2
AA	Encode	8	Encode

DUPLEX IN

## TRIGGERED INPUT

From Interf	ace (BNC)	To Pulse Generator (BN		
Pin	Signal	Pin	Signal	
Channel 5	Pulse	Trigger input	Pulse	

### SAMPLING SIGNAL

From 1	Pulse Generator (BNC)	To Mult	iverter (BNC)	
Pin	Signal	Pin	Signal	
<b>J</b> 45	Negative triggered sampling rate	-Output/50 л	Negative triggered output sampling rate	

rom Duplex Lin	e (Blue Ribbon)	To Duplex H	Register Card
Pin	Signal	Pin	Signal
1	0	1	0
2	1	2	1
3	Flag	3	2
4	2		
5			
6			
7			
8			
		23	Flag
Shield	Ground	24	Ground

DUPLEX OUT

.

	ADDR (base 8)	Channel Data
2020 magnetic tape controller	10	1
2020 magnetic tape timing (command channel)	11	2
16 bit duplex register (A/D) (negative)	12	3
High-speed paper tape reader	13	4
Teletype	14	5
9 channel magnetic tape (data channel)	15	6
9 channel magnetic tape (command channel)	16	7
16 bit duplex register (positive)	17	8

# HP 2115 I/O CHANNEL CONFIGURATION

This page replaces an intentionally blank page in the original. -- CTR Library Digitization Team APPENDIX 2

DATA CONVERSION PROGRAM LISTING, SAMP This page replaces an intentionally blank page in the original. -- CTR Library Digitization Team

### PAGE 0001

0001						ASMB,R	, B , I
С	R						
FIN	R						
MVC	R	ØØ	Ø3	23			
OUT	R	88	ØØ	Ø6			
12	R	00	82	37			
VT2	R	00	02	75			
WT3	R	00	Ø3	03			
WT4	R	00	03	07			
3030	R	00	<b>Ø</b> 2	23			
IOC.	Х	00	ØØ	Øl			
ADCWI	R	00	Ø2	12			
ADCW2	R	00	<b>Ø</b> 2	13			
BUFI N	R	00	Ø2	16			
BUF1 0	R	00	02	20			
BUF2 N	R						
	R	00	<b>ø</b> 2	21			
	R	00	00	11			
	R	00	<b>Ø</b> 2	24			
	R						
	R	00	02	43			
	R	00	00	47			
		00	02	Ø3			
-							
				~ -			
-							
-							
-							
-							
			-				
_							
-							
CETIE							
			-				
			_				
			Q.I.				
	C FIN MVC OUT T2 WT2 WT3 WT4 .3030 .ADCW1 ADCW1 ADCW1 BUF20 CHECK CONTI DUF2N BUF20 CHECK CONTI DIGIT DM2FFFF DMA1FF DMA1FF DMA1FF DMA1FF DMA1FF DMA1FF DMA1FF DMA1FF DMA1FF DMA1FF DMA1FF IBUF2 STALLU STALLU TEST Z STALLU TEST Z STALLU TEST Z STALLU TEST Z STALLU TEST Z STALLU	C R FIN R MVC R OUT R WI2 R WI2 R WI2 R WI3 R ADCW1 R BUF2 R BUF10 R BUF10 R BUF20 R BUF10 R BUF20 R CLEAR R CONTI R BUF20 R CLEAR R CONTI R BUF20 R CLEAR R CONTI R DM2 F R DMA1 F R STALL R	C R 00 FIN R 00 MVC R 00 OUT R 00 VT2 R 00 VT2 R 00 VT2 R 00 VT3 R 00 ADCW1 R 00 ADCW1 R 00 BUF1 N R 00 BUF1 N R 00 BUF2 N R 00 BUF2 N R 00 BUF2 N R 00 BUF2 N R 00 CNECK R 00 CNECK R 00 CNECK R 00 CNECK R 00 CNECK R 00 DM1 F R 00 DM1 F R 00 DM1 F R 00 DM2 F R 00 DMA1 F R 00 STAL C 00 IBUF2 C 00 IBUF2 C 00 IBUF2 C 00 IBUF2 C 00 IBUF2 C 00 STAL R 00 STAL R 00 STAL R 00 STAL R 00 STAL R 00 VRB1 R 00 VRB2 R 00 VVII R 00 VRB2 R 00 VVII R	C R 0000 FIN R 0002 MVC R 0003 OUT R 0000 T2 R 0002 WT2 R 0002 WT2 R 0003 WT4 R 0003 J030 R 0002 J072 R 0002 J072 R 0002 ADCW1 R 0002 BUF1 R 0002 BUF2 R 0002 BUF1 R 0002 BUF2 R 0002 CNECK R 0002 DM1 F R 0002 DM1 F R 0002 DM1 F R 0002 DM2 F R 0002 DM2 F R 0002 DM2 F R 0002 DM2 F R 0002 DM41 F R 0002 F R 0002 F R	C       R       000070         FIN       R       000225         MVC       R       000225         MVC       R       000233         OUT       R       000237         WT2       R       000275         WT3       R       000275         WT3       R       000233         WT4       R       000213         ADCW1       R       000212         ADCW2       R       000213         BUF1       R       000217         BUF2       R       000217         BUF2       R       000217         BUF2       R       000224         CONA       R       000224         CONA       R       000224         CONA       R       000217         DUF2       R       000243         DIGIT       R       000243         DIGIT       R       000243         DMAIF       R       0002047         DMAIF       R       000210         DMAIF       R       000210         BUF1       C       0002040         IBUF2       C       02744	C       R       000070         FIN       R       000225         MVC       R       000225         MVC       R       000233         OUT       R       000206         T2       R       000275         WT2       R       000203         WT2       R       000203         WT4       R       000203         J030       R       000213         JOC.       X       000210         ADCW1       R       000210         BUF1N       R       000210         BUF2N       R       000211         CLEAR       R       000224         CON4       R       000243         DIGIT       R       000243         DIGIT       R       000243         DIGIT       R       000243         DM1F       R       000210         DM2F       R       000210         DMA1F       R       000210         DMA1F       R       000210         DW2F       R       000210         BUF2       C       002744         DHE       R       000210	C R 000070 FIN R 000225 MVC R 000323 OUT R 00006 T2 R 000237 WT2 R 000275 WT3 R 000303 WT4 R 000303 WT4 R 000223 IOC. X 000001 ADCW1 R 000212 ADCW2 R 000213 BUF1 N R 000220 BUF2 N R 000221 BUF2 N R 000221 CNECK R 000011 CLEAR R 000224 CON4 R 000224 CON4 R 000223 JDIGIT R 000243 DIGIT R 000243 DIGIT R 000243 DIGIT R 000243 DIGIT R 000215 DMA1 F R 000125 DMA1 F R 000216 DMA1 N R 000215 DUPLE R 000010 IBUF2 C 002744 IDENT C 0000010 IBUF2 C 002744 IDENT C 00000112 IBUF2 C 002744 IDENT C 000000 ISWSC C 0000000 ISWSC C 000000 ISWSC C 000000 ISWSC C 000000 ISWSC C 0000

ASMB,	R.B.

PAGE 0002 #01 BUFFER IN - BUFFER OUT SERIES 2.0 ASMB, R, B, L, T NAM SMPLE 8991 0003 00889 SAMP 0004\* 0005 ENT SAMP 0006 COM IREAD, IWRIT, ISWSC, IDENT(5), IBUF1(1500) 0007 COM IBUF2(1500) 0008 COM ISWS2 0009\* 00000 000000 NOP XVII 0010 SFS 17B 00001 102317 6811 JMP OUT 0012 00002 026006R 0013 00003 102517 **LIA 17B** 00004 103717 0814 STC 17B.C 0015 00005 072010R STA DUPLE 80886 862818R OUT 0016 LDA DUPLE 00007 126000R JMP XVII,I 0017 0018\* 0019 00010 000000 DUPLE OCT Ø DUPLEX REGISTER CONTENTS 0020\* 0021 00011 000000 CHECK NOP 0022 00012 016000R JSB XVII 0023 00013 000010 SLA 0024 00014 126011R JMP CHECK, I 0025 00015 026225R JMP FIN 0026\* 0027 EXT .IOC. 0028\* ENT SETLE 0029 0030 00016 SETLE EQU \* 00016 000000 NOP 0031 00017 016001X JSB .IOC. 0032 0033 STATU EQU \* 00020 0034 00020 040000 OCT 040000 SSA 0035 00021 002020 0036 00022 026017R JMP \*-3 JMP SETLE, I 0037 ØØØ23 126016R 0038\* 0039 00024 000000 SAMP NOP 00025 016016R JSB SETLE 0040 0841 00026 062324R LDA STAL2 00027 072020R 00030 103100 0042 STA STATU CLF Ø DISABLE INTERRUPT SYSTEM 0043 0044 00031 006400 CLB USE B REGISTER FOR ERROR COUNT STB IDENT+1 0045 00032 076004C 00033 076000C 0046 STB IREAD STB IWRIT 0047 00034 076001C 0048 00035 076010R STB DUPLE ENABLE DUPLEX REGISTER & CLEAR THE FLAG & PREVIOUS DUPLEX INPUT 0049 00036 103717 STC 17B,C 00037 062323R LDA MVC 0050 0051 00040 072005C STA IDENT+2 0052\* TEST EQU \* 0053 00041 AUTO-MAGIC MODE JSB XVII 00041 016000R 0054 SLA, RSS JMP TEST 00042 002011 0055 0056 00043 026041R IF ZERO, WAIT A LITTLE LONGER 0057 00044 001300 RAR SLA,RSS JMP TEST 0058 00045 002011 IF BOTH BITS #0 & #1 ARE SET, 0059 00046 026041R

74

##6**#**\* GO TO DIGIT DIGIT EQU \* 05547 **6**1 PREPARE DMAL FOR INPUT TO IBUF! **HB 62\*** 89847 862214R LDA DMAIN 0863 89858 192696 OTA 6 0064 **888**51 186782 CLC 2 0965 **986**6 88852 862216R LDA BUFIN 00053 102602 OTA 2 0067 99954 102702 STC 2 8888 00055 062222R LDA SIZE 0069 0070 00056 102602 OTA 2 INITIATE DMA1 INPUT TO IBUF1 0071\* 00057 062212R LDA ADCWI 0072 0073 88868 192612 **OTA 12B** 0874 89861 862213R LDA ADCW2 00062 102612 OTA 128 0075 STC 12B,C 00063 103712 0076 STC 6,Č 0077 00064 103706 TURN ON DMA CHANNEL # 1 SET IREAD TO ZERO 0078\* 00065 002400 0079 CLA STA IREAD 0080 00066 072000C MAYBE YOU COME BACK & MAYBE NOT JSB CHECK 0081 00067 016011R EQU \* С 0082 88878 PREPARE DMA2 FOR INPUT INTO IBUF2 0083\* 0084 00070 062214R LDA DMAIN 00071 102607 0085 OTA 7 00072 106703 CLC 3 0086 00073 862217R LDA BUF2N 0087 00074 102603 OTA 3 2088 STC 3 00075 102703 0089 0090 ØØØ76 Ø62222R LDA SIZE 0091 00077 102603 OTA 3 HAS BUFFER #1 BEEN FILLED YET Ø**B92**\* 0093 00100 102306 SFS 6 JMP \*-1 WAIT UNTIL BUFFER 1 IS FILLED 0094 00101 026100R 0095\* INITIATE DMA2 INPUT TO BUFFER 2 0096\* STC 12B,C 00102 103712 0097 00103 103707 STC 7.C 0098 0099\* Α ( POINT A IN FLOW CHART ) SET IREAD TO 1 0100\* 00104 002404 0101 CLA, INA 00105 072000C STA IREAD 0102 0103\* PREPARE DMAL FOR OUTPUT FROM IBUF1 ØØ106 Ø62215R LDA DMAOU 0104 PREPARE DMA1 FOR OUTPUT 0105 00107 102606 OTA 6 0106 00110 106702 CLC 2 0107 00111 062220R LDA BUFIO 0108 00112 102602 OTA 2 0109 STC 2 00113 102702 0110 ØØ114 Ø62222R LDA SIZE 00115 102602 OTA 2 0111 00116 102316 0112 **SFS 16B** 3030 READY ? SKIP IF YES Ø113 ØØ117 Ø26116R JMP \*-1 JUMP TO \*-1 IF NOT READY INITIATE OUTPUT VIA DMAL FROM IBUFL 0114\* LDA .3030 OTA 16B,C 0115 ØØ12Ø Ø62223R 0116 00121 103616 Ø117 00122 103706 STC 6.C

PAGE 0003 #01 BUFFER IN - BUFFER OUT SERIES 2.0

PAGE 0004 #01 BUFFER IN - BUFFER OUT SERIES 2.0 SET IWRIT TO ZERO Ø118\* 00123 002400 CLA 0119 0120 00124 072001C STA IWRIT 0121\* HAS DMA1 FINISHED OUTPUTTING 00125 0122 DMAIF EQU + Ø123 00125 102306 SFS 6 ØØ126 Ø262Ø6R JMP DMA2F 0124 0125 00127 036004C ISZ IDENT+1 INCREMENT RECORD COUNT Ø126 00130 102516 LIA 16B 00131 001300 Ø127 RAR CHECH FOR & COUNT ERRORS ON 3030 Ø128 00132 000010 SLA Ø129 00133 034001 ISZ 1 **B REGISTER FOR ERROR COUNT** 0130 ØØ134 Ø16Ø11R JSB CHECK MAYBE YOU COME BACK & MAYBE NOT Ø131 ØØ135 Ø62214R LDA DMAIN 00136 102606 0132 OTA 6 0133 00137 106702 CLC 2 0134 ØØ14Ø Ø62216R LDA BUFIN 0135 00141 102602 OTA 2 Ø136 00142 102702 STC 2 ØØ143 Ø62222R 0137 LDA SIZE 0138 00144 102602 OTA 2 HAS DMA2 FINISHED INPUTING Ø139\* SFS 7 00145 102307 0140 0141 00146 026145R JMP \*-1 INITIATE DMA1 INPUT TO BUFFER 1 0142\* 0143 00147 103712 STC 12B, C STC 6,C 0144 00150 103706 0145\* SET IREAD TO ZERO TO DESIGNATE IBUFI AS A READ AREA 0146\* 00151 002400 CLA 0147 00152 072000C STA IREAD 0148 0149\* PREPARE DMA2 FOR OUTPUT FROM IBUF2 Ø150 Ø0153 Ø62215R LDA DMAOU 0151 00154 102607 OTA 7 0152 00155 106703 CLC 3 ØØ156 Ø62221R LDA BUF20 0153 0154 00157 102603 OTA 3 Ø155 00160 102703 STC 3 Ø156 ØØ161 Ø62222R LDA SIZE 0157 00162 102603 OTA 3 ØØ163 102316 ØØ164 026163R 0158 SFS 16B JMP \*-1 0159 LDA .3030 START THE 3030 ØØ165 Ø62223R 0160 00166 103616 OTA 16B, C COMMAND CHANNEL IS 16 OCTAL Ø161 INITIATE OUTPUT VIA DMA2 FROM IBUF2 0162\* 00167 103707 STC 7.C 0163 DMA 0164\* SET WRITE = 1 00170 002404 CLA, INA Ø165 00171 072001C STA IWRIT Ø166 0167\* DMA2 FINISHED DM2 F EQU \* 00172 Ø168 00172 102307 SFS 7 Ø169 00173 026203 R JMP DNIF CHECK TO SEE IF INPUT FINISHED FIRS 0170 ISZ IDENT+1 INCREMENT RECORD COUNT 00174 036004C Ø171 LIA 16B CHECK FOR & COUNT ERRORS ON 3030 0172 00175 102516 Ø173 00176 001300 RAR 0174 00177 000010 SLA 0175 B REGISTER FOR ERROR COUNT 00200 034001 ISZ 1

76

PAGE 0005 #01 BUFFER IN - BUFFER OUT SERIES 2.0

0176		Ø16Ø11R		JSB CHECK	MAYBE	YOU CO	OME E	ACK	8	MAYBE	NOT	
0177	00202	Ø26070r		JMP C								
ØI 78	00203		DMI F	EQU *								
Ø179	00203	102306		SFS 6								
0180		Ø26172R		JMP DM2 F							~~	
0181		926219R		JMP ERROR	IF A/D	INPUI	FINI	SHEL	) ۴.	INSI,	GU	10
0182		102307	DHA2 F		DMA2 I	NPUII.		1415	ME	D BIK:	517	
0183		Ø26125R	ERROR	JMP DMALF								
Ø184 Ø185	00210	102011	ERROR	HLT IIB								
0186		Ø26225R		JMP FIN								
Ø187		0000000	ADCWI	-								
Ø188		140000		OCT 148999								
0189		120012		OCT 120012								
0190		160015	DMAOU	OCT 160815								
0191	00216	100010C		DEF IBUFI,I								
Ø192	00217	102744C	BUF2N	DEF IBUF2.I								
Ø193	00220	666616C	BUFIO	DEF IBUFI								
0194	00221	002744C		DEF IBUF2								
0195	00222	175044	SIZE									
0196		000031			3030 CO	DNTROL	WORL	)	5)			
0197	00224	009300	CLEAR	OCT 300								
0198*												
0199	00225		FIN	EQU *								
0200		107717		CLC 17B,C								
0201		036004C		ISZ IDENT+I	DICCONN			<b>1</b> 1				
0202 0203		062000C 002002		LDA IREAD SZA	DISCONN	ILUI KI	LAU	л				
0203		026237R		JMP T2								
0204 0205		102306		SFS 6								
0205		026232R		JMP *-1								
0203		106706		CLC 6								
0208		106712		CLC 12B								
0209		026243 R		JMP CONTI								
0210*												
0211	00237		T2	EQU *								
0212		102307		SFS 7								
0213		026237R		JMP *+1								
0214	00241	106707		CLC 7								
0215	00242	106712		CLC 12B								
0216*												
0217	00243		CONTI									
0218		Ø62001C		LDA IWRIT	WAIT U	INITE (	MKI I	2 00	٦٣L	212		
0219		002002		SZA JMP TEST2								
0220	00247	026251R 1023 <b>06</b>		SFS 6	TECT	DMAL		-	CT.	TON		
Ø221 Ø222		026246R		JMP *-1	1691	UNAL	FUN (	JUMPI		104		
0223		Ø26253 R		JMP CON4								
022J		102307			TEST D	MA2						
		Ø26251R		JMP *-1								
Ø226			CON4									
0227	00253	102316		SFS 16B								
0228		Ø26253 R		JMP *-1								
0229*				TOP THE 30 30	TAPE L	INITE						
	00255	106700		CLC Ø								
0231	00256	Ø16016R		JSB SETLE								
0232		Ø620ØØC		LDA IREAD W	RITE LA	ST BU	FFER					
Ø233*												

PAGE	0006	Ø1 BUFI	FER IN	- BUFFER OU	IT SERIES 2.0
Ø23 <b>4</b> *					
0235		002002		SZA	
Ø236 Ø237		026270R	1001	JNP WRB2	WRITE BUEL
Ø238		016001X 020112	WEDI	JSB .10C. OCT 20112	WRITE BUF1
Ø238 Ø239		Ø26262R		JMP WRB1	
0240	* * * *	6666016C		DEF IBUFI	
Ø241		002734		DEC 1500	
Ø242		Ø26275R		JMP WT2	
0243		016001X	WRB2	JSB .IOC.	WRITE BUF2
0244		020112		OCT 20112	
0245	00272	Ø2627ØR		JMP WRB2	
Ø246	00273	002744C		DEF IBUF2	
0247	00274	002734		DEC 1500	
Ø248	00275		WT2	EQU *	
Ø249		Ø16016R		JSB SETLE	
0250		016001X		JSB .IOC.	WRITE IDENT
0251		020112		OCT 20112	
Ø252		Ø26275R		JMP WT2	
Ø253		000003 C		DEF IDENT	
Ø254 Ø255	00302	000006	NT7	DEC 6 EQU *	
0255 0256		Ø16Ø16R	WT3	JSB SETLE	
Ø255 Ø257		016001X		JSB .IOC.	WRITE EIND OF FILE
0258		030112		OCT 30112	WRITE EIND OF FILE
0259		026303 R		JMP WT3	
0260	00307	02 00 00 M	WT4	EQU *	
Ø261		Ø16Ø16R		JSB SETLE	
02.62		016001X		JSB .IOC.	WRITE END OF FILE
Ø263	00311	030112		OCT 30112	
0264	00312	Ø263Ø7R		JMP WT4	
Ø265	00313	Ø16Ø16R		JSB SETLE	
Ø266	00314	016001X		JSB .IOC.	BACKSPACE THE 3030
Ø267	00315	030212		OCT 30212	
Ø268		Ø26314R		JMP *-2	
Ø2 69		Ø16Ø16R		JSB SETLE	
Ø270		Ø62325R		LDA STALL	
Ø271		072020R		STA STATU	
Ø272 Ø273*	00322	126024R		JMP SAMP, I	
0273× 0274	00101	002734	MVC	DEC 1500	
0274 0275		002734	STA12		
0275		040000	STALL		STATUS SYSTEM WORD
0277				END	
	D ERRO	RS*			

PAGE 0001

ASMB, R, B, L, T

0001		
.10	R	000027
• • •	R	0000033
.20	R	000015
.30	•••	
.40	R	000042
.50	R	<b>8088</b> 23
.60	R	000060
.70	R	000036
.90	R	
BSK	R	
LOC	R	000142
STS	R	000152
.110	R	
.120	R	000102
.130	R	800075
,140	R	009197
.141	R	000110
.150	R	000123
.180	R	999131
.ENTR	Х	000001
.IOC.	Х	000002
AGMTS	R	609996
EXIT	R	000134
FILOC	R	000002
FWONE	R	000165
IDENT	С	888883
IDUM	С	000000
NFILE	R	000141
RDIDT	R	000173
REWD	R	
TEMP	R	
	ורכ	ERRORS*

PAGE 0002 #01

0001	00000	ASMB, I	R, B, L, T
0002	00000		NAM FILOC
0003			COM IDUM(3), IDENT(5)
0004			ENT FILOC
0005			EXT .ENTR
0006			EXT .IOC.
6607	88888 888888	AGMITS	BSS 2
-	00802 000000		
	00003 016001>		JSB .ENTR
0000	00004 000000F		
0010	00004 000000		DEF AGMIS LDA AGMIS,I STA NFILE
0011	00005 162000F 00006 072141F	L 2	STA NETLE
0012	00007 162001F		LDA AGMTS+1,I
0015	00010 072142F		
0014	7ECT 100 CTA1		STA LOC E Positioning)
*010	IEST LOU STAT	USCIAF	E PUSITIUNING)
0016	00011 002003		SZA,RSS JMP .20 LOC=0
0017	00012 026033F	2	JMP 20 LOC=0
0018	00013 002020		JMP .20 LOC=0 SSA JMP .10 LOC=-1 LDA NFILE LOC=+1 ,CHECK NFILE
0019	00014 026027F	1	JMP .10 LOC=-1
0020	00015 062141F	.30	LDA NFILE LOC=+1 ,CHECK NFILE SZA,RSS JMP .50 NFILE=0 SSA
0021	00016 002003		SZA, RSS
0022	00017 0260231	\$	JMP .50 NFILE=0
0023	00020 002020		SSA
0024	00021 0260421	2	JMP .40 NFILE =-1
0025	00022 026060F	}	JMP .40 NFILE =-1 JMP .60 NFILE =+1
	00023 016215F	.50	JSB REWD REWIND AND WRITE EOF
aa27	00024 002404		CLA. TNA
0028	00024 002404 00025 0721421	2	CLA,INA STA LOC SET LOC=1
0020	00000 076134F	,	IMP FYIT
0023 3030	00020 0201041	. 101	JMP EXIT JSB BSK BACKSPACE I RECORD CLA,INA
0030	00021 0101441 00020 000101	• • • •	CLA TNA
0031	00050 002404		CTAILOC CETILOC-I
0032	00031 0721421	<b>1</b>	STA LOC SET LOC=1
0033	00032 026015F	0.0	JMP .30
0034	00033 0621418	.20	
0035	00034 002003 00035 026015F 00036 016165F		SZA, RSS
0036	00035 0260151		JMP .30
			JSB FWONE SKIP ONE RECORD
0038	00037 002404		CLA, INA
0039	00040 0721421	ł	STA LOC SET LOC=1
0040	00041 026015F	8	JMP .30
0041	00040 072142 00041 026015F 00042 016165F 00043 002003 00044 026042F 00045 016165F	.40	JSB FWONE
ØØ42	00043 002003		SZA,RSS NOT EOF
0043	00044 0260421	8	JMP .40
ØØ 4 4	ØØØ45 Ø16165F	2	JSB FWONE
ØØ45	00046 002003		SZA,RSS
0046	00047 0260421	2	JMP 40 NOT EOF
0047	00050 016144F		JSB BSK
0048	00051 016144F		JSB BSK
0049	00052 016144F	8	JSB BSK
0050	00053 0161731		JSB RDIDT READ IDENT
0051	00054 016165F		JSB FWONE
0052	00055 002404	•	CLA, I NA
0053	00056 0721421		STA LOC SET LOC=1
			JMP EXIT
0054	00057 0261341		JSB FWONE A=1=EOF
2055	00060 016165F	00	
0056	00061 002003	5	SZA,RSS JMP .60 NOT EOF
0057	00062 0260601 00063 0161441		
<b>005</b> 8	0101441	1	JSB BSK

80

0059	00064	016144R		JSB BSK
0060	00065	016173R	.110	
0861	00066	Ø62003 C		LDA IDENT
0062		003004		CMA, INA
0063		042141R		ADA NFILE
0064		002003		SZA, RSS CHECK FOR ZERO
0065		026102R		JMP .126 ZERO
0066		002021		SSA,RSS
0067		026107R		JMP 140 POSITIVE
0068		Ø16144R	.139	JSB BSK NEGATIVE
		002003		SZA,RSS
0070		Ø26075R		JMP .130 NOT EOF
		Ø16144R		JSB BSK
		026065R		JMP .110
0073		016144R		
0074		002003	* 169	SZA,RSS
		026102R		JMP .120 NOT EOF
0075 0076		Ø16165R		JSB FWONE
				NING OF FILE
		ED BY TH		
0079		026134R		JMP EXIT
0080				JSB FWONE
0081		Ø16165R		
0082		002003		SZA, RSS
0083		Ø2611ØR		JMP .141 NOT EOF
0084	00113	Ø16165R		JSB FWONE
Ø <b>Ø</b> 85		Ø72143 R		STA TEMP
ØØ86		Ø16144R		JSB BSK 2ND EOF
ØØ 8 7		Ø16144R		JSB BSK IST EOF JSB BSK IDENT
0088		Ø16144R		JSB BSK IDENT
0089		Ø62143 R		LDA TEMP
ØØ9Ø	00121	002003		SZA,RSS JMP .110 NOT EOF
0091	00122	Ø26065R		JMP .110 NOT EOF
0092	00123	Ø16173R	.150	JSB RDIDT READ IDENT
0093	00124	Ø62ØØ3 C		LDA IDENT
0094	00125	003004		CMA, I NA
0095	00126	Ø42141R		ADA NFILE
0096		002003		SZA,RSS
0097	00130	Ø261Ø2R		JMP 120 ZERO EQUAL
0098	00131	Ø62141R	.180	LDA NFILE NOT EQUAL
0099	00132	006404		CLB, INB B=1 INDICATES FILE NOT
0100*			(	ON DATA TAPE
0101	00133	102000		HLT
0102	00134	Ø66142R	EXIT	LDB LOC
0103	00135	176001R		STB AGMTS+1,I
0104	00136	Ø66141R		LDB NFILE
0105		176000R		STB AGMTS,I
0106	00140	126002R		JMP FILOC,I
0107		000000	NFILE	BSS 1
0108		000000	LOC	BSS 1
0109	00143	666666	TEMP	OCT Ø
0110	00144	000000	BSK	NOP BSK BACK SPACES ONE RECORD
0111	00145	Ø16002X		JSB .IOC.
0112		030212		OCT Ø3Ø212 BACKSPACE
0113	00147	Ø26145R		JMP *-2
0114		Ø16152R		JSB STS
0115		126144R		JMP BSK, I
Ø116		000000	STS	NOP STS OBTAINS EOF INFORMATION

PAGE 0004 #01

Ø117	00153	Ø16ØØ2X		JSB .IOC.
0118	00154	040012		OCT 040012
Ø119		002020		SSA
0120		Ø26153 R		JMP *-3
0121		001323		RAR, RAR
Ø122	00160	001323		RAR, RAR
0123	00161	001323		RAR, RAR
0124	00162	001300		RAR
0125		Ø12226R		AND =BI
0126		126152R		JMP STS, I
Ø127		000000	FWONE	
Ø128	00166	Ø16002X		JSB .IOC.
0129	00167	030312		OCT Ø3Ø312
0130	00170	Ø26166R		JMP *-2
Ø131		Ø16152 R		JSB STS
		126165R		JMP FWONE.I
0132				•
0133		000000	RDIDT	
Ø134		Ø16002X		JSB .IOC.
Ø135	00175	010112		OCT 010112
Ø136	00176	Ø26174R		JMP *-2
0137		000003 C		DEF IDENT
Ø138		000005		DEC 5
-				
0139		Ø16002X		JSB .IOC.
0140	00202	040012		OCT 040012
Ø141	00203	002020		SSA
0142	00204	Ø262Ø1R		JMP *-3
Ø143		Ø12227R		AND = B22 CHECK FOR ERROR
		002003		SZA,RSS
0144				
0145		126173 R		JMP RDIDT, I READ OK
0146	00210	006404		CLB, INB
0147	00211	006004		INB B=2 INDICATES READ ERROR
Ø148	00212	102000		HLT
0149		Ø16144R		JSB BSK TRY AGAIN
0150		Ø26174R		JMP RDIDT+1
			DEUD	
0151		000000	REWD	NOP REWD REWINDS AND WRITES EOF
0152		Ø16002X		JSB .IOC.
0153		030412		OCT 030412
0154	00220	Ø26216R		JMP *-2
Ø155	00221	Ø16152R		JSB STS
0156		016002X		JSB .IOC.
0157		030112		OCT Ø3Ø112 WRITE EOF
				JMP *+2
0158		Ø26222R		
Ø159		126215R		JMP REWD,I
		000001		
	00227	000022		
0160				END
	O ERRO	RS*		
- <del>1</del> -1-				

.

```
FTN, B, L
        PROGRAM RWALK
     A-D PROGRAM SERIES 2.0 24 JAN 69
С
     PART I
С
        COMMON IREAD, IWRIT, ISWSC, IDENT(5),
      1 IBUF1(1500), IBUF2(1500)
       SS2=1, AUTOMODE MODE
SS3=1, INHIBIT LIST OUT
CLEAR COMMON AREA
С
С
С
         DO 10 II=1,3005
        IDENT(II)= Ø
 10
       LOC = Ø
Check for Automode
 206
С
81
         IF(ISSW(2))42,207
42
         NFILE=-1
         GO TO 212
  207 WRITE (2,104)
404 FORMAT ("ENTER FILE NUMBER")
       IERR = \emptyset
       READ (1,*) NFILE, IERR
       IF (IERR) 207 , 212 , 207
CALL FILOC TO POSITION FILE FOR A-D
С
         CALL FILOC ( NFILE, LOC)
 212
         IF(ISSW(3))31.32
32
         CONTINUE
  WRITE (2, 106) ( IDENT (I), I=1,5)
106 FORMAT (" FN = ", I5, " NR = ", I5,"
1" TAG ", I5, 2X, I5 )
                                                      NCLR = ", 15,
         IF(ISSW(2))43,75
31
         IDENT(1) = IDENT(1)+1
43
         GO TO 220
   75 CONTINUE
  WRITE ( 2 , 108 )
108 FORMAT (// "ENTER NEW FILE NUMBER AND TAG")
        IERR = 0
        READ (1,*) IDENT(1), IDENT(4), IDENT(5), IERR
       IF ( IERR ) 75,220,75
 220
         CALL SAMP
         SAMP IS BUFFER IN/BUFFER OUT ROUTINE
С
       LOC = -1
         IF(ISSW(3))81,79
         CONTINUE
79
        PRINT IDENT OF LAST FILE WRITTEN
C
         WRITE (2,106) (IDENT(I), I=1,5)
         GO TO 81
         END
```

84

SMPLE

02000 02325

LOAD

RWALK

02326 02724

٠

LOAD

FILOC

02725 03154

LOAD

FRMTR

03155 05230

00241 00742

MPY

05231 05341

FLOAT

05342 05346

.PACK

05347 05453

ENTR

05454 05521

DLDST

Ø5522 Ø5557 IFIX 00743 00777 .STOP 05560 05600 .FLUN 01000 01012 ISSW 01013 01022 CLRIO 05601 05605 \*LST 13544 .IOC. SQT. 13515 .MEM. 13510 BUFR 13712 SAMP 02024 SETLE 02016 RWALK 02331 CLRIO 05601 ISSW 01013 .DIO. Ø4632 DTA. 04730 .101. 04527 FILOC 02727 .STOP 05560 .ENTR 05454 BIO. 04705 .IOR. 04502 .IAR. 04566 .RAR. 04542 FLUN 01000 PACK 05347 FLOAT 05342 00743 IFIX MPY 05231 DLD DST Ø5522 Ø5532

\*COM 05606 13506 \*LINKS Ø1732 01777

\*RUN

APPENDIX 3

TAPE WRITE PROGRAM LISTING, SERVICE This page replaces an intentionally blank page in the original. -- CTR Library Digitization Team

£77 N	0 1
FIN,	PROGRAM SERV
	DIMENSION DUM(8)
	COMMON IBUF(1500), IBEC, IDENT(5)
1	IBEC=0 WRITE(2,100)
100	FORMAT("BEGIN DATA SERVICE ROUTINE")
	WRITE(2,500)
500	FORMAT("SET SS 10 FOR SS LIST") - Pause 2
	IF(ISSW(10))501,502
501	WRITE(2,503)
503	FORMAT("SS Ø END SERVICE OPERATION"/,
	1"SS 1 USED TO SKIP THRU RECORDS (WORDS)"/, 2"SS 2 USED FOR AUTOMATIC MODE"/.
	2"SS 2 USED FOR AUTOMATIC MODE"/, 3"SS 3 USED TO SKIP THRU FILE (RECORDS)"/,
	4"SS 4 USED TO SKIP THRU DATA TAPE"/.
	5"SS 10 PROVIDES THIS INSTRUCTION LIST") WRITE(2,508)
508	FORMAT("SS 6 USED TO WRITE EOF")
	WRITE(2,504)
504	FORMAT("SS 13 USED TO LIST DATA"/,
	1"SS 14 USED TO WRITE 9 TO 7 TRACK TAPE"/, 2"SS 15 USED TO LIST IDENTS")
5.02	CONTINUE
	PAUSE 1
23.1	IF(ISSW(6))331,332 WRITE(2,335)
331 3 <b>35</b>	FORMAT("PUSH RUN TO WRITE EOF")
	PAUSE
	ENDFILE 7
332	GO TO 1 Continue
004	IFLAG=1
29	IRR=0
101	WRITE(2,101) Format("Enter file Number")
101	READ(1,*) IIF, IRR
	IF(IRR)29,77,29
77	CONTINUE IFN=IIF
52	IF(IIF)3,3,2
3	CALL FILOC(1,IS)
	CALL FILOC(1, IS)
4	IF(IS)130,4,26 CALL FILOC(1,IS)
	IF(IS)130,4,5
5	CALL FILOC(-1, IS)
	CALL FILOC(-1,IS) CALL RED30(IDENT,5)
	GO TO 6
2 7	CALL FILOC(1,IS)
7	CALL FILOC(1,IS) IF(IS)130,7,3
g	CALL FILOC(-1,IS)
9	CALL FILOC(-1, IS)
	CALL RED30(IDENT,5)
13	IF(IFN-IDENT(1))10,6,11 CALL FILOC(-1,IS)
1.0	enan timeet tiine

		IF(IS)130,10,9
	11	CALL FILOC(1, IS)
	12	CALL FILOC(1, IS)
		IF(IS)130,7,26
	6	WRITE(2,102) IDENT
	102	FORMAT(" FN= ", 15, " NR= ", 15, " NCLR= ", 15,
		L" TAGS ", 15,2X,15,//) Format("End of Data")
	104	IF(ISSW(15))21,22
	22	IF(ISSW(14))23,24
	24	IF(ISSW(13))25,1
	21	IF(ISSW(0))26,27
	26	IF(IBEC)311,310,311
	311	WRITE(2,317)IBEC
	317	FORMAT(15,"ERROR(S) ON 2020")
		IBEC=Ø
	310	WRITE(2,104)
	0.7	IF(ISSW(14))28,1
	28	ENDFILE 7
	<b></b>	GO TO 1
	27 28Ø	IF(ISSW(2))280,29 IFN=IFN+1
	200	GO TO 3
	23	GO TO (31,32) IFLAG
	31	IFLAG=2
		ENDFILE 7
	107	IERR =Ø
		WRITE(2,106)
	106	FORMAT("ENTER 1, Ø FOR 10,5 VOLT RESOLUTION")
		READ(1,*) IRS, IERR
		IF(IERR)107,32,107
	32	K=IDENT(2)+1
	77	DO 33 I=1,K
	33	CALL FILOC(-1,IS) KK=IDENT(2)
		DO 34 I=1,KK
		CALL RED3Ø(IBUF, 1500)
	34	CALL WRT7(-1500, IRS)
	• •	J=1
		DO 35 I=1,5
		IBUF(J)=Ø
		$I \sqcup UF(J+1) = I DENT(I) * (-1)$
	35	
		CALL WRT7(-10,0)
		ENDFILE 7
		CALL FILOC(1,1S) GO TO 21
	25	GO TO (41,42) IFLAG
	41	IFLAG=2
	109	IERR =Ø
+		WRITE(2,111)
	111	FORMAT("ENTER NO OF CHANNELS")
		READ(1,*)NC,IERR
		IF(IERR)109,42,109
	42	K = IDENT(2) + I
	100	DO 420 I=1,K
	420	CALL FILOC(-1,IS)

	K=IDENT(2)
	DO 44 I=1,K
51	CALL RED30(IBUF, 1500)
	DO 73 J=1.1500.NC
	L=J
	DO 185 IRO=1.NC
	DUM(IRO)=FLOAT(IBUF(L))*(5./2048.)*(-1.)
185	L=L+1
102	IF(ISSW(1))730.46
73 Ø	DO 731 IRO=1,10000
731	CONTINUE
121	•
46	WRITE(2,112) I, J, (DUM(KL), KL=1, NC)
112	FORMAT(214,8(XF7.3))
-0.0	IF(ISSW(4))47,686
686	IF(ISSW(3))44,48
48	IF(ISSW(Ø))47,73
47	CALL FILOC(1, IS)
	IF(IS)401,47,401
421	CALL FILOC(-1, IS)
	GO TO 21
73	CONTINUE
44	CONTINUE
	CALL FILOC(1,IS)
	GO TO 47
<b>5</b> 2	CALL FILOC(-1,IS)
	GO TO 27
133	PAUSE
-	GO TO I
	END
	ENDS

PAGE 0801

0001			ASMB.R.B.L.T
B	R	000016	
RSK	R	000024	
LOC	R	000022	
STS	R	000032	
.ENTR	Х	000001	
.10C.	Х	000002	
AGMTS	R	000000	
EXIT	R	000017	
FILOC	R	000002	
FWONE	R	000045	
NFILE	R	000021	
TEMP	R	000023	
** N(	)	ERRORS*	

.

PAGE 0002 /01

0601			ASM5, P	R, B, L, T	
<b>00</b> 02	00000			NAM FILOC	
0003				ENT FILOC	
0004				EXT .ENTR	
0005				EXT .IOC.	
0096		000000	AGMTS	-	
0007		000000	FILOC		
0008		016001X		JSB .ENTR	
<b>699</b> 9		000000R		DEF AGMIS	
<b>66</b> 19		162000R		LDA AGMTS, I	
0011		Ø72Ø21R		STA NFILE	
0012		162001R 072022R		LDA AGMIS+1,I	
<b>00</b> 13			UCZ TADI	STA LOC	
		062021R	US(IMPI	E POSITIONING) LDA NFILE	
0815 0916		092021A		SSA	
0013	-	026016R		JMP B	
0018		016045R		JSB FWONE	
8919		#26817R		JMP EXIT	
0020		Ø16924R	D	JSB BSK	
0021		172001R		STA AGMTS+1.I	
0022		126002R		JMP FILOC, I	
0023		000900	NFILE		
0024			LOC	BSS I	
0825		000000	TEMP	OCTØ	
0026		000000	BSK	NOP	BSK BACK SPACES ONE RECORD
0027		016002X	_	JSB .IOC.	
0028		030212		OCT 030212	BACKSPACE
0029		026025R		JMP *-2	
0030		Ø16032R		JSB STS	
0031	00031	126024R		JMP BSK.I	
0032	00032	000000	STS	NOP	STS OBTAINS EOF INFORMATION
0033	00033	Ø16002X		JSB .IOC.	
0034	00034	040012		OCT 040012	
0035	00035	002020		SSA	
0036	00036	Ø26Ø33R		JMP *-3	
0037	00037	001323		RAR,RAR	
0038	00040	001323		RAR, RAR	
0039	00041	001323		RAR, RAR	
0849		001300		RAR	
0041		Ø12053R		AND = BI	
0042		126032R		JMP STS, I	
0843		<b>8888</b> 88	FWONE		FWONE SPACES FORWARD 1 REC
0844		Ø16002X		JSB .IOC.	
0845		030312		OCT Ø3Ø312	
0046		Ø26046R		JMP *-2	
0047		Ø16032R		JSB STS	
0048		126045R		JMP FWONE, I	
a.e. + 0	00073	000001		END	
0849	D ERRO	RC±		END	
** 1	U ERRU	() <b>() (</b> )			

PAGE 0001

0001 ASMB,R,B,L \*\* NO ERRORS\* PAGE 8002 #01

000 i			ASMB,	R.B.L	
0002	00000			NAM RED30	
0083				ENT RED30	
0004				EXT .ENTR, IOC.	
0995	00000	0000 <b>00</b>	IBUFI		
0006	00001	000000	CT	NOP	
0007	00002	000000	REDJØ	NOP	
0008	00003	Ø16001X		JSB .ENTR	
0009	00004	000000R		DEF IBUFI	
		000001R		DEF CT	
0011		016002X		JSB .IOC. CHECK FOR BUSY OR LOCAL	
<b>00</b> 12		040012		OCT 040012	
0013		000010		SLA	
0014		102024		HLT 24B	
0015		062000R		LDA IBUFI	
0016		072021R		STA *+6	
0017		162ØØ1R		LDA CT, I	
0018		Ø72022R		STA *+5	
0019		Ø16002X		JSB .IOC.	
0020		010112		OCT Ø10112	
0021		Ø26Ø16R		JMP *-2	
0022		000000		DEF Ø	
0023		000000		DEF Ø	
0024		Ø16ØØ2X		JSB .10C.	
0025		040012		OCT Ø4ØØ12	
0026		002020		SSA	
0027		Ø26Ø23 R		JMP *-3	
0028		001200		RAL	
0029		002020			
0030		102025		HLT 25B TRANSMISSION ERROR OR LOCAL	
0031		Ø12036R		AND MASKI	
0032		662662		SZA	
0033		102026		HLT 26B	
0034		126002R		JMP RED30, I	
0035	00036	000400	MASKI		
0036				END	
** *	O ERROI	RS*			

PAGE 0001

0001 ASMB,R,B,L \*\* NO ERRORS\*

a a a 1			ASMB.F		
0001	aaaaa		Homoyr	NAM WRT7	
0002	00000			COM IBUF(1500)	
0003				ENT WRT7	
0004					
0005				EXT .IOC.	
<b>000</b> 6				EXT .ENTR	
		000000			
	00001	000000	IRS	BSS 1	
0009	00002	900000	WRT7	NOP JSB "ENTR	
0010	000003	Ø16002X Ø00000R		DEF .1500	
0011 0012	00004	000000R		DEF IRS	
0013	aaaac	016001X		JSB .IOC.	
0010 0011	00000	040000		OCT Ø4ØØØØ	
		002020		SSA	
				JMP *-3	
0017	00012	026006R 062075R	1 P5	LDA TEM2	
0018	00013	Ø72100R	6.5	STA TEMI	
		162000R		LDA .1500, I	
		Ø72Ø74R		STA CT	
		Ø62072R		LDA .17	
0022	00017	102611		OTA IIB	
		162100R	LOOP		
0024	00021	003004 166001R		CMA, INA	
				LDB IRS,I	
0026	00023	004010		SLB	
0027	00024	001100		ARS	
		072077R		STA FROG	
		001121		ARS, ARS	
		001121		ARS, ARS	
		001121		ARS, ARS	
0032	00001	102310 026031R		SFS 10B JMP *-1	
		103610		OTA 10B, C	
		062077R		LDA FROG	
		102310		SFS 10B	
		Ø26Ø35R		JMP *-1	
		103610		OTA 10B,C	
8839	00040	036074R		ISZ CT	
0040	00041	Ø26043 R		JMP ++2	
0041	00042	Ø26047R		JMP EXIT	
0042	00043	Ø62100R		LDA TEMI	
0043	00044	Ø42073 R Ø72100R		ADA ONE	
	00045	Ø72100R		STA TEMI	
		Ø26Ø2ØR		JMP LOOP	
0046		106710	EXIT	CLC 10B	
		002400		CLA OTA 11B	
0048		102611 102311		SFS 11B	
0849		Ø26Ø52R		JMP *-1 CONTROLLER BUSY	
0050 0051		102511		LIA 11B	
0052		001100		ARS	
ØØ53		000010		SLA	
0054		026061R		JMP PERR	
0055		126002R		JMP WRT7, I	
8856		Ø621Ø1R	PERR		
0057		102611		OTA 11B	
0058		102311		SFS 11B	

PAGE 0003 #01

0059	Q	0064	Ø26Ø63 R		JMP	**1
0060	2	0065	Ø62102R		LDA	=B15
0061	Ø	0066	102611		OTA	11B
0062	Q	0067	102311		SFS	11B
0063	2	0070	Ø26Ø67R		JMP	*-1
0064	Ø	0071	Ø26012R		JMP	LP5
0065	Ø	0072	000071	.17	OCT 7	1
0066	2	0073	000001	ONE	OCT	1
0067		0074	000000	CT	BSS	i
0068	e	0075	000000C	TEM2	DEF	IBUF
0069	2	0076	000000	PCK	BSS	1
0070	2	0077	000000	FROG	BSS 1	-
0071	2	0100	000000	TEMI	BSS	1
	Q	0101	000101		_	-
	ē	0102	000015			
0072	-				END	
		ERRO	00+			
**	NO	CRROI	τo <del>τ</del>			

SERV

02000 04100

LOAD

WRT7

04101 04206

LOAD

FILOC

04207 04262

.

LOAD

RED30

04263 04321

LOAD

FRMTR

04322 06375

00241 00742

..DLC

06376 06407

FADSB

Ø641Ø Ø6553

FDV

06554 06657

٠

100			
FMP			
06660 06	743		
MPY			
06744 076	054		
FLOAT			
07055 079	061		
.PACK			
07062 071	166		
V I U			
07167 072	261		
.ENTR			
07262 073	327		<i>,</i>
DLDST	7.0F		
07330 073	202		
07366 074	422		
.PAUS			
07423 074	444		
.STOP			
07445 074	465		
.GOTO			
07466 075	510		

.FLUN

.

07511 07523

ISSW

07524 07533

.

.TAPE

07534 07541

CLRIO

RED30 IAR. GOTO WRT7 MPY FLOAT DLD FDV FDV FMP DLC IOR. STOP ENTR BIO. RAR. FLUN FAR. FLUN FACK IFIX FSB FAD DIV	07546 13545 13510 13510 020232 075423 075242 075242 075242 075242 075242 075244 075534 075674 0426336 0773340 066376 077262 066376 072622 075112 066410 077512 077512 066410 077512 077512 066410 077512
*COM	

\*COM 10545 13506

.

*LST .IOC. .SQT. .SQT. .SQT. .SQT. .SQT. .SQT. .SQT. .SQT. .SQT. .SQT. .SUFR .BUFR .DIO. .DIA. .STAPE .IOI. .FLOS .IAR. .GOT7 .STOP .ENTR .STOP .ENTR .STOP .ENTR .STOP .ENTR .STOP .ENTR .STOP .ENTR .STOP .STOP .ENTR .STOP .STOP .ENTR .STOP	13544 13515 13712 02023 07542 07542 07524 075234 075234 075234 075234 077330 06554 06660 05647 07511 07062 07511 07062 07511 07366 06413 067167
*COM 10545	13506
*LINKS Ø1653	01777

•

\*END

### THE AUTHORS

W. Ronald Hudson is an Associate Professor of Civil Engineering and Associate Dean of the College of Engineering at The University of Texas at Austin. He has had a wide variety of experience as a research engineer with the Texas Highway Department and the Center for Highway Research at The University of Texas at Austin and was Assistant Chief of the



Rigid Pavement Research Branch of the AASHO Road Test. He is the author of numerous publications and was the recipient of the 1967 ASCE J. James R. Croes Medal. He is presently concerned with research in the areas of (1) analysis and design of pavement management systems, (2) measurement of pavement roughness performance, (3) slab analysis and design, and (4) tensile strength of stabilized subbase materials.

Roger S. Walker is a Research Engineer with the Center for Highway Research at The University of Texas at Austin. He is the author of several publications and his primary area of specialization is Systems Engineering.

